www.ti.com
5
Revision History
6
Schematics
Revision History
DATE
REV
PAGE
SECTION
DESCRIPTION
19 APR 05
*
–
–
Original version
6
Hardware Configuration
Changed input clock level from 300 mVpp to 1 Vpp.
Updated to reflect new version of DAC5687 SPI software
10
(V2.3).
Updated to reflect new version of DAC5687 SPI software
11
(V2.3).
17 AUG 05
A
12
Updated to reflect new initial test setup.
Updated to reflect new version of DAC5687 SPI software
14
(V2.3).
Updated to reflect new version of DAC5687 SPI software
16
PLL Port Config
(V2.3).
DAC5687 EVM Operational
MARCH 07
B
7
Added steps to prepare the DAC5687 EVM for operation.
Procedure
This chapter contains the DAC5687 EVM schematic diagrams.
26
DAC5687 EVM
SLWU017B – APRIL 2005 – Revised March 2007