
C5545 BoosterPack Board Physical Specifications
35
SPRUI90 – September 2016
Copyright © 2016, Texas Instruments Incorporated
TMS320C5545 BoosterPack Hardware
Table 11. LaunchPad Headers (continued)
LP Pins
C5545 Pins
BoosterPack Standard
C5545 BoosterPack Pin Map
J1
J7
5
9
GPIO
LP_SOFT_RST
6
11
Analog In
NC
7
13
SPI CLK
NC
8
15
GPIO
NC
9
17
I2C SCL
LP_I2C_SCL
10
19
I2C SDA
LP_I2C_SDA
J3
J7
21
2
+5V
LP_5V
22
4
GND
LP_GND
23
6
Analog In
NC
24
8
Analog In
NC
25
10
Analog In
NC
26
12
Analog In
NC
27
14
I2S FSYCN
LP_AUD_SYNC
28
16
I2S CLK
LP_AUD_CLK
29
18
I2S DOUT (<--- MCU)
LP_AUD_DOUT
30
20
I2S DIN (---> MCU)
LP_AUD_DIN
J2
J8
20
2
GND
LP_GND
19
4
GPIO / PWM out
NC
18
6
GPIO / SPI CS (Wireless)
NC
17
8
GPIO
NC
16
10
RST
15
12
SPI MOSI
NC
14
14
SPI MISO
NC
13
16
GPIO / SPI CS (Display)
NC
12
18
GPIO / SPI CS (Other)
NC
11
20
GPIO
NC
J4
J8
40
1
GPIO / PWM out
NC
39
3
GPIO / PWM out
NC
38
5
GPIO / PWM out
NC
37
7
GPIO / PWM out
NC
36
9
GPIO / Timer Capture
NC
35
11
GPIO / Timer Capture
NC
34
13
GPIO
NC
33
15
GPIO
NC
32
17
GPIO
NC
31
19
GPIO
NC
1. Signifies that pin aligns with BoosterPack standard (per ti.com/byob).