
www.ti.com
Software Control
Table 1. Input and Output Connectors and Jumper Descriptions of the ADS42JBx9SEK
Component
Description
J1 (AINP)
Single-ended analog input for channel A
J2 (BINP)
Single-ended analog input for channel B
J19 (EXT_ADC_CLK)
Single-ended ADC clock input
J8 (+5V)
Positive power connection (5 V)
J9 (GND)
Negative power connection (GND)
J13 (Main PWR)
5-V input from provided 5-VDC power supply
J14 (REF OSC_IN)
External reference option for LMK04828, REFOUT1 source on
J16 and CPLD_CLK
J16 (REFOUT1)
10-MHz CMOS level reference output or frequency of REF
OSC_IN if option selected
J6 (USB)
USB connection
J3
JESD204B FMC interface connector
J5 (LMK SYNC)
LMK04828 sync input
J7 (LMK CLKIN1_P)
CLKIN0 input for LMK04828. Option to provide an external clock
source to the LMK in place of on-board 100-MHz VCXO.
J10 (CLKOUT10P)
DCLKOUT6p from LMK04828. Default is LVPECL at 250 MHz.
J15 (CLKOUT10N)
DCLKOUT6n from LMK04828. Default is LVPECL at 250 MHz.
J17 (CLKOUT12P)
SDCLKOUT7p from LMK04828. Default is LVPECL at 6.25
MHz.
J4 (CLKOUT12M)
SDCLKOUT7p from LMK04828. Default is LVPECL at 6.25
MHz.
J18 (PROG CPLD)
JTAG interface for CPLD U3
SW1 (ADC_RESET)
Switch to reset the ADC using the RESET input pin
SW3 (CPLD)
Switch inputs to CPLD. Currently not used.
SW2 (Reset CPLD)
CPLD reset
SJP12
ADC CNTRL1 pin. Not used by ADC. Connected to GND.
JP3
ADC CNTRL2 pin. Not used by ADC. Connected to GND.
JP6 (XO_PWR)
Provides power to VCXO Y2 or oscillator Y3
SJP3 (REF_SEL)
Selects input or external reference source for LMK, J16 and
CPLD. Default is internal 10-MHz source.
JP2 (CDC_CLK)
Reference clock buffer output enable
JP5 (REF_PWR)
Power enable for 10-MHz reference oscillator
SJP1 (REF_EN)
Enable for 10-MHz reference oscillator
SJP4-SJP11
USB/FMC Interface select. Default is using USB.
SJP2 (WP)
EEPROM write protect.
JP4 (ENABLE)
U11 enable. Install jumper to disable switcher U11. Default is
uninstalled.
JP1 (PWRGD)
Test point for power good output pin from U11.
2
Software Control
This section provides installation instructions for the ADS42JBx9 GUI and descriptions of the various
controls.
2.1
Installation Instructions
1. Download the software from the ADS42JBx9EVM resource page:
http://www.ti.com/ww/en/analog/dataconverters/jesd204b/resources.shtml
. There are links here to the
ADS42JBx9 EVM and SEK.
2. Extract the files from the zip file named ADS42JBx9 GUI vXpY installer.zip where XpY represents the
version number.
3. Run setup.exe and follow the installation prompts.
3
SLAU468A – November 2012
ADS42JBx9 System Evaluation Kit
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Содержание ADS42JBx9
Страница 6: ...Software Control www ti com 2 2 2...
Страница 10: ...Software Control www ti com...