Texas Instruments 5-6K, Руководство пользователя

Страница: 2 / 15

2 Power Connections to the Interface Card
2.1 Signal Conditioning Sites
2.1.1 Signal Conditioning Analog I/O Connection
Power Connections to the Interface Card
www.ti.com
The screw terminals along the bottom edge of the Interface Board give access to the common power bus.
Three-port terminals J1 and J2 provide analog power. Two-port terminals J6, J8, J9, and J11 provide the
digital voltages. Two jumpers, W2 and W3, located on the Interface Board give the user the option of
using DSK +5 V and +3.3 V for the digital power. Analog power must be supplied from an external source.
Table 1 shows the typical external power connections.
Table 1. External Power Connections
Screw Terminal Applied Voltage Typical Function
Analog Voltage—provides analog power for signal conditioning, sensor
J1
±
VA (
±
18 V Max)
boards, amplifiers, etc.
Analog Voltage—provides analog power for signal conditioning, sensor
J2
±
5V (
±
5.5 V Max)
boards, amplifiers, etc.
J6 +5 (5.5 V Max) Digital Voltage—power to digital logic - ADCs, DACs, etc.
J8 +VD (undefined) Digital Voltage—Reserved for future use
J9 +1.8 V (2.3 V Max) Digital Voltage—core logic voltage for Codecs etc.
J11 +3. 3 V (3.7 V Max) Digital Voltage—power to digital logic – ADCs, DACs, etc.
The signal conditioning sites provide a 20-pin analog I/O header and a 6-pin header for the analog power
supply connections.
The analog I/O connectors, J3 and J4, provide up to eight single-ended or four differential channels
to/from the data converter. External reference voltages can also be applied to the data converter through
the analog I/O connector. Because the reference requirements vary by converter type, no restrictions are
placed on the input voltage levels. Be sure to check the documentation for the EVM before applying any
input signals. Single- and dual-channel converters leave the unused pins open.
Table 2 shows the
standard analog connector pinout. See Section 3.3 for details on applying differential signals.
Table 2. Signal Conditioning I/O Connections
Signal Pin Number Signal
A0- 1 2 A0
A1- 3 4 A1
A2- 5 6 A2
A3- 7 8 A3
AGND 9 10 A4
AGND 11 12 A5
AGND 13 14 A6
VCOM 15 16 A7
AGND 17 18 REF-
AGND 19 20 REF+
The 20-pin headers located beside JP1 and JP2 provide stability for the signal conditioning boards—no
signals are routed to or from these connectors. These connectors are labeled Analog 1 and Analog 2 in
the assembly drawing found in
Section 7 .
List of Tables 2 SLAU104C – May 2004 – Revised March 2009
Submit Documentation Feedback