VEEK-MT2 User Manual
11
www.terasic.com
July 4, 2016
Figure 3-1 JTAG Chain
Figure 3-2 JTAG Chain Configuration Header
Configuring the FPGA in JTAG Mode
illustrates the JTAG configuration setup. To download a configuration bit stream into the
Cyclone IV E FPGA, perform the following steps:
Ensure that power is applied to the VEEK-MT2
Configure the JTAG programming circuit by setting the RUN/PROG slide switch (SW19) to the
Connect the supplied USB cable to the USB-Blaster port on the VEEK-MT2
The FPGA can now be programmed by using the Quartus II Programmer module to select a
configuration bit stream file with the .sof filename extension
Содержание VEEK-MT2
Страница 1: ...1 ...