![Terasic SDI-FMC Скачать руководство пользователя страница 24](http://html1.mh-extra.com/html/terasic/sdi-fmc/sdi-fmc_user-manual_1088486024.webp)
SDI-FMC User Manual
23
April 22, 2019
L = Output rise/fall
time complies with
SMPTE 424M / 292M
(3G/HD).
FMC_SDI_3G_TX_RATE_SEL1 G28
SDI 3G Channel 1
output slew rate control.
Internal pulldown.
H = Output rise/fall
time complies with
SMPTE 259M (SD).
L = Output rise/fall
time complies with
SMPTE 424M / 292M
(3G/HD).
Output
VCCADJ
FPGA_CLK_p
H13
For Si5344 input
reference clock 1.
Output
VCCADJ
FPGA_CLK_n
H14
For Si5344 input
reference clock 1.
Output
VCCADJ
FMC_AES_IN0
C22
AES Channel 0 input.
Input
VCCADJ
FMC_AES_IN1
C23
AES Channel 1 input.
Input
VCCADJ
FMC_AES_OUT0
C26
AES Channel 0 output. Output
VCCADJ
FMC_AES_OUT1
C27
AES Channel 0 output. Output
VCCADJ
CLK_M2C_p0
H4
Reference Clock 0 for
FPGA.
Input
VCCADJ
CLK_M2C_n0
H5
Reference Clock 0 for
FPGA.
Input
VCCADJ
CLK_M2C_p1
G2
Reference Clock 1 for Input
VCCADJ