Supero X9DAX-7F, Руководство пользователя

Страница: 53 / 119

Chapter 2: Installation
2-29
JLAN2 JLAN1
JSD1
JS6 JS7
JS3
JCOM2
I-SA
TA1
I-SA
TA0
S-SA
TA0
I-SA
TA4
S-SA
TA3
S-SA
TA1
I-SA
TA5
S-SA
TA2
I-SA
TA3
I-SATA2
JVGA
JIPMB1
JSTBY1
JPW3
JPW2
JPI2C1
JPW1
JF1
DM1
JUSB3-1
SCU- SGPIO1
JTPM1
CNF1
J23
FAN4
FAN8
FAN6
FAN7
FAN3
FAN2
FAN5
FAN1
J18
JAUDIO1
SP1
BT1
JWP1
JPI1
JPS1
JPB1
JI2C1
JI2C2
JPG1
J30
JPLAN1
J29
JWD1
JOH1
JPS3
JL1
DL4
X9DAX-7F/iF/7TF/iTF
Rev. 1.10
IPMI_LAN
L-SAS4~7
PCH SLOT4 PCI-E 2.0 X4 (IN X8)
CPU1 SLOT1 PCI-E 3.0 X16 CPU1 SLOT2 PCI-E 3.0 X16
L-SAS0~3
CPU2 SLOT3 PCI-E 3.0 X8 CPU2 SLOT5 PCI-E 3.0 X8
USB4
USB3.0-2/3
CPU2 SLOT6 PCI-E 3.0 X8 CPU2 SLOT7 PCI-E 3.0 X8
P1 DIMMB2 P1 DIMMB1
P1 DIMMA2 P1 DIMMA1
P1 DIMMC1 P1 DIMMD1
P1 DIMMC2
P1 DIMMD2
P2 DIMME1 P2 DIMMF1 P2 DIMME2 P2 DIMMF2
AUDIO FP
P2 DIMMH1
P2 DIMMH2
P2 DIMMG1 P2 DIMMG2
USB2.0_0~3
PWR I2C
USB3.0_0/1
HD AUDIO
JPME2
JPME1
CNF2
JD1
Battery
CPU2
CPU1
LAN1 LAN2
VGA
Audio
CTRL
LAN
CTRL
BMC
PHY
SAS
CTRL
Intel
PCH
BIOS
USB5/6
JCMOS1
J19
SA
TA DOM
+ PWR
T-SGPIO1 T-SGPIO2
JPS2
DS3 DS2 DS1 LEDS2
JPS4
1
JSPDIF _IN
JSPDIF _OUT
A. Fan 1
B. Fan 2
C. Fan 3
D. Fan 4
E. Fan 5
F. Fan 6(CPU1 Fan)
G. Fan7(CPU2 Fan)
H. Fan A
I. Chassis Intrusion
Chassis Intrusion
A Chassis Intrusion header is located
at JL1 on the motherboard. Attach an
appropriate cable from the chassis to
inform you of a chassis intrusion when
the chassis is opened.
Chassis Intrusion
Pin Definitions
Pin# Definition
1 Intrusion Input
2 Ground
C
D
E
F
Fan Headers
This motherboard has eight system/
CPU fan headers (Fan 1~Fan 8) on the
motherboard. All these 4-pin fans head-
ers are backward compatible with the
traditional 3-pin fans. The fan speeds are
controlled by firmware thermal manage -
ment via IPMI. (See Chapter 4 for more
details.) See the table on the right for pin
definitions.
Fan Header
Pin Definitions
Pin# Definition
1 Ground
2 +12V
3 Tachometer
4 PWR Modulation
G
A B
H
I