Supero PDSLA, Руководство пользователя

Страница: 78 / 80

B-4
PDSLA/PDSLE User's Manual
POST (hex) Description
4Ch Reserved
4Dh Reserved
4Eh 1. Program MTRR of M1 CPU.
2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable
range.
3. Initialize the APIC for P6 class CPU.
4. On MP platform, adjust the cacheable range to smaller one in case the cache-
able ranges between each CPU are not identical.
4Fh Reserved
50h Initialize USB.
51h Reserved
52h Test all memory (clear all extended memory to 0).
53h Reserved
54h Reserved
55h Display number of processors (multi-processor platform).
56h Reserved
57h 1. Display PnP logo.
2. Early ISA PnP initialization.
- Assign CSN to every ISA PnP device.
58h Reserved
59h Initialize the combined Trend Anti-Virus code.
5Ah Reserved
5Bh Show message for entering AWDFLASH.EXE from FDD (optional feature)
5Ch Reserved
5Dh 1. Initialize Init_Onboard_Super_IO switch.
2. Initialize Init_Onboard_AUDIO switch.
5Eh Reserved
5Fh Reserved
60h Ok to enter setup utility; i.e. not until this POST stage can users enter the CMOS
utility.
61h Reserved
62h Reserved
63h Reserved
64h Reserved
65h Initialize PS/2 mouse.
66h Reserved
67h Prepare memory size information for function call: INT 15h ax=E820h
68h Reserved
69h Turn on L2 cache.
70h Reserved