45
Chapter 2: Installation
SINGLE-LINK
m-PCIE(F/H)
M.2
HD
AUDIO
CPU SLOT1 PCI-E 3.0 X16
PWR
LED
NIC
HDD
LED
NIC
2
1
OH/FF
USB11/12
USB7/8
RST
X
PWR
JF1
ON
(3.0)
USB5/6
USB9
COM1/2
DVI-I
DIMMA1
DIMMB1
UNB NON-ECC DDR4 DIMM REQUIRED
LAN2
USB3/4(3.0)
REV:
X11SSV-Q
1.01
USB1/2(3.0)
LAN1
CPU
DESIGNED IN USA
DP
HDMI
MAC CODE
BAR CODE
BIOS
LICENSE
A
C
1
JGPIO1
JI2C1
JI2C2
JWD1
JVR1
JPAC1
JPME2
JPUSB1
JSMB1
JD1
JL1
JSD1
JSD2
JTPM1
SRW6
SRW5
I-SA
TA0
I-SA
TA1
I-SATA4
I-SATA3
I-SATA2
SRW2
SRW1
JBT1
LED1
JF1
BT1
JPW1
JPW2
JP1
FAN4
FAN2
FAN3
FAN1
J3
I-SGPIO1
1
2
1. Chassis Intrusion
2. SMBus Header
Chassis Intrusion
A Chassis Intrusion header is located at JL1 on the motherboard. Attach the appropriate cable
from the chassis to the header to inform you when the chassis is opened.
Chassis Intrusion
Pin Definitions
Pins
Definition
1
Intrusion Input
2
Ground
System Management Bus Header
A System Management Bus header for additional slave devices or sensors is located at
JSMB1. See the table below for pin definitions.
External I
2
C Header
Pin Definitions
Pin#
Definition
1
Data
2
Ground
3
Clock
4
X