Supermicro X11DPH-i, Руководство пользователя

Страница: 40 / 135

40
Super X11DPH-i/X11DPH-T/X11DPH-Tq User's Manual
(DDR4 Only) 2SPC Memory Configuration with x4 DIMMs
Total # of
DIMMs
DDR Channel Number
of Ranks
Adaptive Virtual
Lock Step
DIMM Popula-
tion within an
IMC
Note : Uniformly
populate with x4
DRAMs/DIMMs
1 x4 DIMM Must be installed on iMC0 DDR Channel 0 1 Y, only Bank VLS
>1 Y
2 x4 DIMMs DDR0: Populate with 1 DIMM
DDR1: Populate identically as DDR0
1 Y, only Bank VLS
>1 Y
3 x4 DIMMs DDR0: Populate with 1 DIMM
DDR1: Populate identically as DDR0
DDR2: Populate identically as DDR1
1 Y, only Bank VLS
>1 Y
4 x4 DIMMs DDR0: Populate with 2 DIMMs
DDR1: Populate identically as DDR0
x Y
5 x4 DIMMs DDR Channel 0, 1, 2: DIMM0 is populated with identi-
cal DIMMs,
DDR Channel 0, 1: DIMM1 is populated with identical
DIMMs
>1 Y
6 x4 DIMMs Populate 2 DIMMs per DDR channel x Y
DIMM Popula-
tion within an
IMC
Note : Non-
equal in rank
pair of x4
DIMMs)
1 pair of
DIMMs
DDR0: Populate with 1 DIMM
DDR1: Populate the second DIMM (for best perfor-
mance)
>1 Y
2 pairs of
DIMMs
DDR0: Populate with 1 pair of non-equal rank DIMMs
DDR1: Populate identically as DDR0
>1 Y
3 pairs of
DIMMs
DDR0: Populate with 1 pair of non-equal rank DIMMs
DDR1: Populate identically as DDR0
DDR2: Populate identically as DDR1
x Y
2 pairs+1
(5DIMMs)
DDR0: Populate with 1 pair of non-equal rank DIMMs
DDR1: Populate with identical DIMMs as DDR0
DDR2: DIMM0 is populated with identical DIMM as
DDR1
>1 Y
(DDR4 Only) 2SPC Memory Configuration with x8/x4 DIMMs Mixed
DDR4 RDIMM Total # of DIMMs DDR Channel ADDC/SDDC
Features
DIMM Popula-
tion within an
IMC
1 pair of x8, x4 DDR0: Populate with 1 DIMM
DDR1: Populate the second DIMM (for best perfor-
mance)
No
2 pairs of x8, x4 Populate with 1 pair of DIMMs on DDR0,
and identical pair on DDR1
No
3 pairs of x8, x4 A pair of DIMMs on DDR0, and identical pair on
DDR1, and DDR2
No