Chapter 6: BIOS
85
Extended APIC (Extended Advanced Programmable Interrupt Controller)
Based on the Intel Hyper-Threading technology, each logical processor (thread) is assigned
256 APIC IDs (APIDs) in 8-bit bandwidth. When this feature is set to Enable, the APIC ID
will be expanded from 8 bits to 16 bits to provide 512 APIDs to each thread to enhance CPU
performance. The options are
Disable
and Enable.
AES-NI
Select Enable to use the Intel Advanced Encryption Standard (AES) New Instructions (NI) to
ensure data security. The options are
Disable
and Enable.
Advanced Power Management Configuration
Power Technology
This feature allows for switching between stored CPU Power Management profiles. The
options are Disable,
Energy Efficient
and Custom.
Power Performance Tuning (Available when "Power Technology" is set to Custom
Select BIOS to allow the system BIOS to configure the Power-Performance Tuning Bias
setting below. The options are BIOS Controls EPB and
OS Controls EPB
.
ENERGY_PERF_BIAS_CFG Mode Energy (ENERGY PERFORMANCE BIAS
CONFIGURATION Mode) (Available when supported by the Processor and when
"Power Performance Tuning" is set to BIOS Controls EPB)
This feature allows the user to set the desired processor power use policy for the machine
by prioritizing system performance or energy savings. Selecting Maximum Performance will
maximize performance (to its highest potential); however, this may result in maximum power
consumption. The higher the performance is, the higher the power consumption will be.
Select Max Power Efficient to prioritize power saving; however, system performance may
be substantially impacted. The options are Maximum Performance, Performance,
Balanced
Performance
, Balanced Power, Power, and Max Power Efficient.
CPU P State Control
SpeedStep (PStates)
EIST (Enhanced Intel SpeedStep Technology) allows the system to automatically adjust
processor voltage and core frequency in an effort to reduce power consumption and heat
dissipation. Please refer to Intel’s website for detailed information. The options are Disable
and
Enable
.
EIST PSD Function (Available when SpeedStep is set to Enable)
Use this item to configure the processor's P-State coordination settings. During a P-State,
the voltage and frequency of the processor will be reduced when it is in operation. This
makes the processor more energy efficient, resulting in further energy gains. The options
are
HW_ALL
, SW_ALL and SW-ANY.
