
Chapter 6: BIOS
75
DCU Streamer Prefetcher (Available when supported by the CPU)
Select Enabled to enable the DCU (Data Cache Unit) Streamer Prefetcher which will stream
and prefetch data and send it to the Level 1 data cache to improve data processing and
system performance. The options are Disable and
Enable
.
DCU IP Prefetcher (Available when supported by the CPU)
Select Enabled for DCU (Data Cache Unit) IP Prefetcher support, which will prefetch IP
addresses to improve network connectivity and system performance. The options are
Enable
and Disable.
LLC Prefetch
If set to Enabled, the hardware prefetcher will prefetch streams of data and instructions from
the main memory to the L3 cache to improve CPU performance. The options are Disable
and
Enable
.
Extended APIC
Select Enable to activate APIC (Advanced Programmable Interrupt Controller) support. The
options are Disable and
Enable
.
AES-NI
Select Enable to use the Intel Advanced Encryption Standard (AES) New Instructions (NI) to
ensure data security. The options are Disable and
Enable
.
Advanced Power Management Configuration
CPU P State Control
This feature allows the user to configure the following CPU power settings
Speedstep (Pstates)
Intel SpeedStep Technology allows the system to automatically adjust processor voltage and
core frequency to reduce power consumption and heat dissipation. The options are Disabled
and
Enabled
.
EIST PSD Funtion
This feature allows the user to choose between Hardware and Software to control the
processor's frequency and performance (P-state). In HW_ALL mode, the processor hardware
is responsible for coordinating the P-state, and the OS is responsible for keeping the P-state
request up to date on all logical processors. In SW_ALL mode, the OS Power Manager
is responsible for coordinating the P-state, and must initiate the transition on all Logical
Processors. In SW_ANY mode, the OS Power Manager is responsible for coordinating the
P-state and may initiate the transition on any Logical Processors. Options available: HW_ALL/
SW_ALL/SW_ANY. Default setting is HW_ALL.