Supermicro SUPERSERVER 1025W-U, Руководство пользователя

Страница: 82 / 112

7-12
S
UPER
S
ERVER 1025W-U/1025W-UR User's Manual
Memory Voltage
This feature allows the user to set memory voltage for onboard memory modules.
Select auto to allow the BIOS to automatically detect the onboard memory voltage
according to the status of its SPD (Serial Presence Detect). Select 1.5V to force
the memory modules to run on 1.5V to accommodate lower-power FBDIMM (Fully
Buffered DIMM). Select 1.8V to force the memory module to run on 1.8 for testing.
The options are Auto , 1.5V and 1.8V
Warning
: If set to 1.8V, damage may occur to FBDIMM modules that
support only 1.5V.
4GB PCI Hole Granularity
This feature allows you to select the granularity of PCI hole for PCI slots. If MTRRs
are not enough, this option may be used to reduce MTRR occupation. The options
are: 256 MB, 512 MB, 1GB and 2GB.
Memory Branch Mode
This option determines how the two memory branches operate. System address
space can either be interleaved between the two branches or Sequential from one
branch to another. Mirror mode allows data correction by maintaining two copies
of data in two branches. Single Channel 0 allows a single DIMM population dur-
ing system manufacturing. The options are Interleave , Sequential, Mirroring, and
Single Channel 0.
Branch 0 Rank Interleaving & Sparing
Select enable to enable the functions of Memory Interleaving and Memory Sparing
for Branch 0 Rank. The options for Memory Interleaving are 1:1, 2:1 and 4:1. The
options for Sparing are Enabled and Disabled.
Branch 1 Rank Interleaving & Sparing
Select enable to enable the functions of Memory Interleaving and Memory Sparing
for Branch 1 Rank. The options for Memory Interleaving are 1:1, 2:1 and 4:1 . The
options for Sparing are Enabled and Disabled.
Enhanced x8 Detection
Select Enabled to enable Enhanced x8 DRAM UC Error Detection. The options are
Disabled and Enabled .
Demand Scrubbing
Scrubbing is a process that allows the North Bridge to correct correctable memory
errors found on an FBD memory module. When the CPU or I/O issues a deman-
dread command, and the read data from memory turns out to be a correctable ECC,
it is corrected and sent to the original source. Memory is updated as well. Select
!