![Sundance Spas PXIe-700 Скачать руководство пользователя страница 7](http://html1.mh-extra.com/html/sundance-spas/pxie-700/pxie-700_user-manual_1395397007.webp)
PXIe-700 User Guide
Page 3
Rev. 1.7
Sundance Digital Signal Processing Inc.
4790 Caughlin Parkway 233, Reno, NV 89519-0907, U.S.A.
Tel: +1 (775) 827-3103, Fax: +1 (775) 827-3664, email:
© Sundance Digital Signal Processing Inc 2016.
2.2 BPI FLASH Memory
The board has 128MB of BPI flash memory for storing FPGA bitstreams or software storage.
•
Part number: PC28F00AP30TF (micron)
•
Supply voltage: 2.5v
•
Data rate: up to 33 MHz
When plugged into a PCIe host the board is enumerated within 100ms and the FPGA needs to
be configured within 100ms. The BPI flash provides fast FPGA configuration.
Multiple bitstreams can be stored in the BPI flash memory. The two most significant address bits
(A25, A24) of the flash are connected to DIP switch SW1 positions 1 and 2. 1 of the 4
bitstreams can be configured by setting the DIP switch.
2.3 Xilinx FPGA
The module is populated with a Xilinx Kintex-7 (FFG900 package) FPGA. The FPGA exists at
the heart of every I/O into and out of the module. Various interfaces are available to the FPGA
from which data is fed for processing, after which the processed data can be passed to the
outside world via any of the interfaces.
The following interfaces are available on the FPGA:
1. Four-lanes of PCIe interface Gen 2.0 using hardcore or Gen 3.0 if using PCIe softcore
for data transfer between the FPGA and the host.
2. High Pin Count (HPC) FMC for IO daughter cards.
3. DDR3 memory interface two banks.
4. The FPGA implements 12 Multi-Gigabit Transceivers. These are routed to FMC
connector (x10), SFP+ (x1) and one transceiver is connected to MMCX connectors.
2.4 Memory
Two banks of 32-bit DDR3 memory is provided on this board. A total of 2GB SDRAM is
attached to this interface for data storage.
The DDR3 memory used on this board is
IP core to access the memory can be provided, which will provide read and write access to the
memory through host API.
2.5 GTX (High Speed Transceivers)
The FPGA has a total of
16 GTX’s. They are used to provide various interfaces on the board
which is shown in the table below
GTX's
Connector Interface
4
PXIe (J2)
PCIe
10
FMC (J1)
User
1
SFP+
User