![SpinCore Technologies DDS-I-300 Скачать руководство пользователя страница 27](http://html1.mh-extra.com/html/spincore-technologies/dds-i-300/dds-i-300_owners-manual_1347661027.webp)
PulseBlasterDDS-I-300
Table 9:
Output Header JP302 signal list.
Designs with external frequency modulation control have three hardware frequency select input pins located as shown
in Table 9 above. These three pins can be used to select between eight different frequency registers. To use the hardware
frequency select lines set the software frequency register parameter to zero and drive the hardware frequency select lines
as necessary. Table 10 below shows appropriate values to select between the frequency registers where a '1' refers to a
3.3 V TTL high state and '0' refers to a TTL low state (ground).
HW Frequency Select
2
HW Frequency Select
1
HW Frequency Select
0
Frequency Register
0
0
0
0
0
0
1
1
0
1
0
2
0
1
1
3
1
0
0
4
1
0
1
5
1
1
0
6
1
1
1
7
Table 10:
Frequency Register Selection list. In order to use the hardware frequency select lines
be sure to set the software frequency register select value to 0.
Important Notes:
•
To select between frequency registers via software, all hardware frequency select lines must first be set to logical
0. Software frequency selection is performed by setting the frequency register select parameter (the first argument of
the
pb_inst_radio(...)
or
pb_inst_radio_shape(...)
functions) to the desired value.
•
To select between frequency registers via hardware, the software frequency register select parameter must first be
set to 0.
•
The hardware frequency select input lines are pulled low by on board five11Ω pull-down resistors. Therefore the
default state when nothing is connected is logical 0.
http://www.spincore.com
27
2017-11-14
Pin number
Function
1
Ground
2
Frequency Select 0
3
Ground
4
Frequency Select 1
5
Ground
6
Frequency Select 2
7
Ground
8
Hardware Trigger
9
Ground
10
Hardware Reset