![Sony STR-DH510 - 10str Hifi Скачать руководство пользователя страница 33](http://html.mh-extra.com/html/sony/str-dh510-10str-hifi/str-dh510-10str-hifi_service-manual_417071033.webp)
STR-DH510
STR-DH510
33
33
4-21. SCHEMATIC DIAGRAM – HDMI PC Section (2/2) –
• See page 43 for IC Block Diagrams.
1
A
B
C
D
E
F
G
K
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
1
2
4
7
3
0
0
0
3.3
3.3
0
1.7
1.6
3.3
3.3
3.1
3.1
0
0
0
0
0
0
0
0
0
3.3
0
0
0
0
0
0
0
3.3
3.3
3.3
0
3.3
1.8
2.2
2.2
2.2
2.2
2.2
2.2
2.2
1.2
1.8
3.3
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
0.2
1.4
2.2
5
5
5
3.3
1.8
0.2
0.2
1.8
0.2
0.2
0.2
0.2
1.8
0
0
1.8
1.8
1.8
1.2
1.2
1.2
1.2
1.2
1.2
1.2
1.2
1.2
1.2
3.3
3.3
1.2
1.2
1.2
1.2
1.2
1.2
1.2
1.2
1.2
1.8
0
0
0
0
0
0.2
1.8
0
0
0
0
0
0
0
0
0
0
3.3
3.3
3.3
0
0
4.8
4.2
3.3
4
1.8
2.7
1.2
0.7
6
5
3.3
1.3
6
5
3.3
1.3
3.3
3.3
1.8
0.5
2.8
0
3.3
1.6
1.6
0
0
0
0
0
0
0
0
3.3
0
0
0
0
0
0
0
0
5
4
3
2
1
TK11150CSCL-G
IC3510
0.01
C3600
1
C3606
10uH
L3504
10uH
L3503
10uH
L3506
0.1
C3568
0.1
C3569
0.1
C3570
0.1
C3579
0.1
C3582
0.1
C3578
0.1
C3580
0.1
C3573
0.1
C3567
0.1
C3571
0.1
C3563
0.1
C3564
0.1
C3565
100
R3623
680
R3625
10
R3626
10
R3627
JL3525
R3640
47k
DGND
(CHASSIS)
(CHASSIS)
(CHASSIS)
R3634
10k
1.8k
R3638
1.8k
R3639
1
C3593
1
C3602
DGND
JL3529
JL3528
4.7k
R3624
0.1
C3566
33
R3592
0
R3628
10uH
L3505
0.1
C3581
HDMI3.3V
DGND
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
CVCC18
D18
D17
D16
D15
D14
D13
D12
D11
D10
D9
GND
IDCK
IOVCC33
D8
D7
D6
D5
D4
D3
D2
D1
D0
CVCC18
GND
JL3527
JL3523
10MHz
X3000
0.1
C3003
0.1
C3004
R3017
10k
R3019
10k
R3022
10k
47
R3018
47
R3021
47
R3027
47
R3032
10
R3001
47k
R3008
10k
R3004
0.1
C3000
10k
R3005
220
R3002
3.3k
R3006
22
R3013
22
R3014
10k
R3026
10k
R3029
0.1
C3005
C3001
0.1
C3006
0.1
0
R3028
1SS367-T3SONY
D3000
1SS367-T3SONY
D3001
JL3524
JL3534
HDMI1.8V
0
R3003
5
4
3
2
1
TK11150CSCL-G
IC3509
0.01
C3572
10k
R3622
0.22
C3588
100
R3646
10k
R3015
JL3533
JL3530
10k
R3037
1
2
3
4
5
CN3510
5P
+4V
+4V
DGND
DGND
+6V
1
2
3
4
5
6
7
7P
CN3000
47
R3038
JL3536
JL3537
JL3538
JL3539
JL3540
JL3541
JL3542
1.5k
R3009
1.5k
R3011
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
19P
CN3500
DATA2+
DATA2 SHIELD
DATA2-
DATA1+
DATA1 SHIELD
DATA1-
DATA0+
DATA0 SHIELD
DATA0-
CLOCK+
CLOCK SHIELD
CLOCK-
CEC
RESERVE(NC)
SCL(5V)
SDA(5V)
DDC/CEC GND
+5V POWER
HOT PLUG DET
JL3551
JL3552
1
C3654
1
C3655
47
R3680
C3679
0.1
C3689
1
C3690
1
1SR154-400TE-25
D3515
1SR154-400TE-25
D3514
0
R3694
C3700
0.1
10V
C3701
47
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
NC
NC
NC
NC
NC
BYTE
CNVSS
NC
NC
RESET
XOUT
VSS
XIN
VCC_3.3V
NMI
NC
NC
Nc
RX_RST
RX_INT
NC
NC
NC
NC
NC
0.1
C3702
47k
R3725
R3684
68
68
R3685
0
R3708
R3695
220k
R3697
10k
1
2
3
4
5
6
7
8
90
L3511
1
2
3
4
5
6
7
8
90
L3512
100
R3740
JL3558
R3641
1k
R3722
470
10
R3010
10
R3012
10
R3629
10
R3631
33k
R3738
22k
R3737
470p
C3703
1
2
3
4
5
0.1
C3704
1
C3651
1
C3592
8
7
6
5
4
3
2
1
TC7WHU04FK (T5RSOYF
IC3527
FB3513
220uH
MM1661JHBE
IC3523
R3748
0
0
R3749
0
R3750
E
ET3500
470
R3754
JL3559
JL3560
JL3561
JL3562
JL3563
22
R3728
22
R3730
1
2
3
4
5
0.1
C3706
0uH
FB3000
0uH
FB3509
0uH
FB3511
220ohm
FB3508
10
C3718
10
C3719
10
C3720
10
C3721
18
R3630
0.22
C3605
4.7k
R3042
R3043
1M
1
C3726
0.1
C3727
0.22
C3585
10
C3713
10
C3714
10
C3715
10
C3712
10V
C3510
100
HSYNC
DE
MCK
SD3
SD2
SD1
SD0
WS
RX_RST
H_RESET
TX_INT
TX_RST
SPDIF
RX_INT
CSCL
CSDA
TX_5VPWR
MU_UAR
T_RX / VU_SDA
CSDA
CSCL
DSCL
DSDA
CEC
DSCL
DSDA
CSDA
CSCL
232_OUT(VU_TX)
22
R3729
232_IN(VU_RX)
CEC
H_RESET
CNVSS
MU_UAR
T_TX / VU_SCL
TX_RST
Q[35]
Q[34]
Q[33]
Q[32]
Q[31]
Q[27]
Q[26]
Q[18]
Q[17]
Q[16]
Q[11]
Q[10]
Q[9]
Q[8]
Q[7]
Q[6]
Q[3]
Q[1]
Q[0]
Q[22]
Q[23]
Q[25]
TX_5VPWR
IC3507
TC74VHC541FT(EL)
0.1
C3562
0uH
FB3507
0uH
FB3506
0
R3600
100
R3599
R3598
470
220
R3601
JL3543
JL3544
JL3545
10
11
12
13
14
15
16
17
18
19
SD0
SD1
SD2
SD3
LRCK
BCK
GND
MCK
CNVSS /GND
ARC_SPDIF
232_IN(VU_RX)
232_OUT(VU_TX)
CL3050
CL3051
100
R3727
CL3053
CL3054
CL3055
10
C3722
220
RB3509
220
R3593
MCK
CNVSS
ARC_SPDIF
232_IN(VU_RX)
232_OUT(VU_TX)
SCK
WS
SD3
SD2
SD1
SD0
SPDIF
MU_UART_RX / VU_SDA
MU_UART_TX / VU_SCL
NON-LPCM / Reg Ctr
SD0
SD1
SD2
SD3
SPDIF
Q[2]
Q[4]
Q[5]
Q[15]
Q[14]
Q[13]
Q[12]
Q[20]
Q[19]
Q[21]
Q[24]
Q[29]
Q[28]
Q[30]
VSYNC
ODCK
SCK
ARC_SPDIF
WS
SCK
TX_INT
NON-LPCM / Reg Ctr
232C_OUT(VU TX)
3.3V
RESET
232C_IN(VU RX)
GND
CNVSS
GND
HDMI PC BOARD (2/2)
TV
OUT
HDMI
AUDIO BUFFER
IC3507
+1.8V REG
IC3523
SELECTOR
IC3527
+5V REG
IC3509
PWR CONTROL
IC3510
+3.3V REG
IC3526
+1.2V REG
IC3528
FLASH
PROGRAMMING
0
R3755
0
R3743
w w w . x i a o y u 1 6 3 . c o m
Q Q 3 7 6 3 1 5 1 5 0
9
9
2
8
9
4
2
9
8
T E L
1 3 9 4 2 2 9 6 5 1 3
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299