Sony SPP-M937, Руководство по обслуживанию

Страница: 26 / 39

– 37 –
Pin No. Pin name I/O Description
1 PLL CLK O Serial data transfer clock signal output.
2 BEEP O Buzzer sound drive signal output terminal.
––––––––––––––––––––
3 CRA DET I
Detect signal input of the handset unit on cradle or off cradle “L”: on cradle, “H”: off
cradle.
4 ATE DATA I/O Communication in/out terminal with ATE program.
5 INT COM LED O LED drive signal output of the INTERCOM LED (D5) . “L”: LED on
6 LOW BATT LED — Not used (open).
7 LINE2 LED O LED drive signal output of the LINE 2 LED (D9). “L”: LED on
8 LINE1 LED O LED drive signal output of the LINE 1 LED (D10). “L”: LED on
––––––––––––––––––
9 CAR DET I Carrier detect signal input. “L”: signal, “H”: no signal
10 – 12 COL2 to COL0 O Key scan signal output to the key matrix.
13 TEST — Not used (open).
System reset signal input. “L”: reset
––––––––––––––
14 RESET I For several hundreds msec. after the power supply rises, “L” is input, then it changes to
“H”
15 XIN I Main system clock input terminal (4 MHz).
16 XOUT O Main system clock output terminal (4 MHz).
17 VSS — Ground terminal.
18 NC — Not used (open).
––––––––
19 ROW0/IRQ I Key scan signal input from the key matrix.
20 – 25 ROW1 – ROW6 I Key scan signal input from the key matrix.
26 LO BAT I Battery level detect signal input terminal.
27 RX MUTE O RX muting control signal output. “H”: muting on
–––––––––––––––––––––
28 TX MUTE O TX muting control signal output to the TA31103F (U7) . “L”: muting on
29 ROW 7 I Key scan signal input from the key matrix.
30 TX DATA O Transmit data output terminal.
31 RX DATA I Receive data input.
32 AUDIO ATTN O Audio attenuate control signal output terminal. “H”: attenuate on
33 OPEN — Not used (open).
34 ATE EN O Chip enable signal output for the ATE mode. “H” active.
35 RX ENABLE O RX system power supply on/off control signal output. “L”: power on
36 TX ENABLE O TX system power supply on/off control signal output. “L”: power on
37 STOP EXIT I Control quit from the stop mode. Exit stop mode at rising edge. Normally: “H”
38 XTIN I Sub system clock input terminal (32.768 kHz).
39 XTOUT O Sub system clock output terminal (32.768 kHz).
40 VDD — Power supply terminal (+3V).
41 EEP EN O Chip select signal output to the EEPROM (U3) . “H”: select, “L”: un-select
42 PLL EN O
Chip enable signal output.
When PLL EN goes from “L” to “H”, it load data from PLL DATA.
43 PLL DATA O Serial data output.
44 EEP IN I Serial data input from the EEPROM (U3).
5-11. EXPLANATION OF IC TERMINALS
z
HAND MAIN BOARD U6 TMP87PH47U-M937 (SYSTEM CONTROLLER)