![background image](http://html.mh-extra.com/html/sony/cmt-df1/cmt-df1_service-manual_420306030.webp)
28
28
HCD-DF1
HCD-DF1
•
Waveforms
– MAIN Board –
•
IC Block Diagrams
– DECK Board –
IC4 LA3220-E
1
U3
3
(SW) (DVD play mode)
5 V/DIV, 1
µ
s/DIV
2.5
µ
s
15.6 Vp-p
2
U1
2
(XOUT)
500 mV/DIV, 100
n
s/DIV
239 ns
1.3 Vp-p
qa
IC2
2
(OSC2)
2 V/DIV, 10
µ
s/DIV
25.6
µ
s
4.3 Vp-p
– PANEL Board –
6
ALC OUT1
ALC1
AMP1
AMP2
7
ALC IN
5
IN1
4
NF1
3
PC1
1
GND
2
OUT1
ALC OUT2
9
DC
8
ALC2
+
–
10
IN2
11
NF2
12
PC2
14
VCC
13
OUT2
+
–
– MAIN Board –
IC101 LA4600
OUT1
GND
VCC
OUT2
IN2
GND
IN1
FIL
TER
P.
P.
ST
ANDBY
10
9
8
7
6
5
4
3
2
1
PRE
DRIVE AMP
INPUT
AMP
STANDBY
SWITCH
RIPPLE
FILTER
TSD
PROTECTOR
POP NOISE
PREVENTION
CIRCUIT
REFERENCE
AMP
OUTPUT
AMP
PRE
DRIVE AMP
INPUT
AMP
OUTPUT
AMP
IC102 PT2314
U2 24LLC02
4
TREB_L
3
TREB_R
18
LOUT
MUTE
SPEAKER
ATT
11
R4
10
R3
9
R2
8
R1
6
ROUT
12
LOUD_L
7
LOUD_R
5
RIN
15
L2
16
L1
INPUT
SELECTOR
&
GAIN
CONTROL
SERIAL BUS
DECODER
&
LATCHES
14
L3
13
L4
20
BOUT_L
19
BIN_L
17
LIN
22
BOUT_R
23
OUT_R
MUTE
SPEAKER
ATT
24
OUT_L
21
BIN_R
26
DATA
25
DGND
28
REF
27
CLK
BASS
TREBLE
VOLUME &
LOUDNESS
1
VDD
2
AGND
SDA
5
START/STOP
LOGIC
HV GENERATION
TIMING CONTROL
COLUMN
DECODER
WORD ADDRESS
POINTER
CONTROL LOGIC
DOUT AND ACK
ROW
DECODER
EEPRON
CELL ARRAY
256
×
8 BITS
SLAVE ADDRESS
COMPARATOR
SCL
6
WP
7
VCC
8
A0 1
A1 2
A2 3
VSS 4
DATA
REGISTER
Содержание CMT-DF1
Страница 14: ...12 HCD DF1 MEMO ...
Страница 45: ...43 HCD DF1 MEMO ...