Sharp LC-32A28L, Руководство по обслуживанию

Страница: 51 / 118

2008-03-14
LC-32A28L, LC-42A48L
51
Input/Output Functional Description
Symbol Type Function
CK, CK Input
Clock: CK and CK are differential clock inputs. All address and control input signals are sampled
on the crossing of the positive edge of CK and negative edge of CK. Output (read) data is refer-
enced to the crossings of CK and CK (both directions of crossing).
CKE Input
Clock Enable: CKE high activates and CKE low deactivates internal clock signals and device
input buffers and output drivers. Taking CKE low provides Precharge Power-Down and Self-
Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is syn-
chronous for power down entry and exit and for Self-Refresh entry. CKE is asynchronous for Self-
Refresh exit. CKE must be maintained high throughout read and write accesses. Input buffers,
excluding CK, CK, ODT and CKE are disabled during Power Down. Input buffers, excluding CKE
are disabled during Self-Refresh.
CS Input
Chip Select: All command are masked when CS is registered high. CS provides for external rank
selection on systems with multiple memory ranks. CS is considered part of the command code.
RAS, CAS, WE Input Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.
DM, LDM, UDM Input
Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is
sampled high coincident with that input data during a Write access. DM is sampled on both edges
of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. LDM
and UDM are the input mask signals for x16 components and control the lower or upper bytes. For
x8 components the data mask function is disabled, when RDQS / RQDS are enabled by EMR(1)
command.
BA0, BA1 Input
Bank Address Inputs: BA0 and BA1 define to which bank an Active, Read, Write or Precharge
command is being applied. BA0 and BA1 also determines if the mode register or extended mode
register is to be accessed during a MRS or EMR cycle.
A0 - A13 Input
Address Inputs: Provides the row address for Activate commands and the column address and
Auto-Precharge bit A10 (=AP) for Read/Write commands to select one location out of the memory
array in the respective bank. A10 (=AP) is sampled during a Precharge command to determine
whether the Precharge applies to one bank (A10=low) or all banks (A10=high). If only one bank is
to be precharged, the bank is selected by BA0 and BA1. The address inputs also provide the op-
code during Mode Register Set commands.
Row address A13 is used on x4 and x8 components only.
DQ
Input/Output Data Inputs/Output: Bi-directional data bus.
DQS, (DQS)
LDQS, (LDQS),
UDQS,(UDQS)
Input/Output
Data Strobe: output with read data, input with write data. Edge aligned with read data, centered
with write data. For the x16, LDQS corresponds to the data on LDQ0 - LDQ7; UDQS corresponds
to the data on UDQ0-UDQ7. The data strobes DQS, LDQS, UDQS may be used in single ended
mode or paired with the optional complementary signals DQS, LDQS, UDQS to provide differen-
tial pair signaling to the system during both reads and writes. An EMR(1) control bit enables or dis-
ables the complementary data strobe signals.
RDQS, (RDQS) Input/Output
Read Data Strobe: For the x8 components a RDQS, RDQS pair can be enabled via the EMR(1)
for read timing. RDQS, RDQS is not supported on x4 and x16 components. RDQS, RDQS are
edge-aligned with read data. If RDQS, RDQS is enabled, the DM function is disabled on x8 com-
ponents.
ODT Input
On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR2
SDRAM. When enabled, ODT is applied to each DQ, DQS, DQS and DM signal for x4 and DQ,
DQS, DQS, RDQS, RDQS and DM for x8 configurations. For x16 configuration ODT is applied to
each DQ, UDQS, UDQS, LDQS, LDQS, UDM and LDM signal. The ODT pin will be ignored if the
EMR(1) is programmed to disable ODT.
NC No Connect: No internal electrical connection is present.
V
DDQ
Supply DQ Power Supply: 1.8V +/- 0.1V
V
SSQ
Supply DQ Ground
V
DDL
Supply DLL Power Supply: 1.8V +/- 0.1V
V
SSDL
Supply DLL Ground
V
DD
Supply Power Supply: 1.8V +/- 0.1V
V
SS
Supply Ground
V
REF
Supply SSTL_1.8 reference voltage