Sharp LC-26SB25E, Руководство по обслуживанию

Страница: 59 / 172

2008-03-14
LC-26SB25E/S/RU, LC-32SB25E/S/RU, LC-42SB55E/S/RU
59
FEATURES
GENERAL
·
Serial Peripheral Interface compatible -- Mode 0 and Mode 3
·
32M:33,554,432 x 1 bit structure or 16,772,216 x 2 bits (two I/O read mode) structure
·
1024 Equal Sectors with 4K byte each (32Mb)
- Any Sector can be erased individually
·
64 Equal Blocks with 64K byte each (32Mb)
- Any Block can be erased individually
·
Single Power Supply Operation
- 2.7 to 3.6 volt for read, erase, and program operations
·
Latch-up protected to 100mA from -1V to Vcc +1V
·
Low Vcc write inhibit is from 1.5V to 2.5V
PERFORMANCE
• High Performance
- Fast access time: 86MHz serial clock (15pF + 1TTL Load) and 66MHz serial clock (30pF + 1TTL Load)
- Serial clock of two I/O read mode : 50MHz (15pF + TTL Load), which is equivalent to 100MHz
- Fast program time: 1.4ms(typ.) and 5ms(max.)/page (256-byte per page)
- Byte program time: 7us (typical)
- Continuously program mode (automatically increase address under word program mode)
- Fast erase time: 60ms(typ.) /sector (4K-byte per sector) ; 0.7s(typ.) /block (64K-byte per block); 25s(typ.) for 32Mb
·
Low Power Consumption
- Low active read current: 25mA(max.) at 86MHz, 20mA(max.) at 66MHz and 10mA(max.) at 33MHz
- Low active programming current: 20mA (max.)
- Low active erase current: 20mA (max.)
- Low standby current: 20uA (max.)
- Deep power-down mode 1uA (typical)
·
Typical 100,000 erase/program cycles
SOFTWARE FEATURES
·
Input Data Format
- 1-byte Command code
·
Advanced Security Features
- Block lock protection
The BP0-BP3 status bit defines the size of the area to be software protection against program and erase instructions
- Additional 512-bit secured OTP for unique identifier
·
Auto Erase and Auto Program Algorithm
- Automatically erases and verifies data at selected sector
- Automatically programs and verifies data at selected page by an internal algorithm that automatically times the program pulse widths (Any page to be
programed should have page in the erased state first)
·
Status Register Feature
·
Electronic Identification
- JEDEC 1-byte manufacturer ID and 2-byte device ID
- RES command for 1-byte Device ID
- Both REMS and REMS2 commands for 1-byte manufacturer ID and 1-byte device ID
HARDWARE FEATURES
·
SCLK Input
- Serial clock input
·
SI Input
- Serial Data Input
·
SO Output
- Serial Data Output
·
WP#/ACC pin
- Hardware write protection and program/erase acceleration
·
HOLD# pin
- pause the chip without diselecting the chip
·
PACKAGE
- 16-pin SOP (300mil)
- 8-land WSON (8x6mm or6x5mm)
- 8-pin SOP (200mil, 150mil)
- 8-pin PDIP (300mil)
- All Pb-free devices are RoHS Compliant