Sel SEL-FR12, Руководство пользователя

Страница: 29 / 58

29
Date Code 20210405 Instruction Manual SEL-FT50/SEL-FR12 Fault Transmitter and Receiver System
Device Installation
The Trio 1 LINK, Trio 2 LINK, Trio 3 LINK, and Trip 4 LINK bit logic ignores
SEL-FT50 Fault Transmitters that have not been installed or detected. For exam-
ple, if SEL-FT50 Fault Transmitters with Unit IDs 4 and 5 are installed, but there
is no Unit ID 6, LINK 6 never asserts. The equation for the Trio 2 LINK is
reduced to LINK 4 AND LINK 5.
Table 8 Definition of FAULT and LINK Bits
Bit Label Definition
LINK u u = Unit ID 1–12
SEL-FR12 is receiving messages from SEL-FT50 Fault Transmitters.
Asserts whenever SEL-FR12
LINK
LED u is solidly illuminated.
Trio 1 LINK Logical AND of the link status from the installed SEL-FT50 Fault Transmit-
ters with Unit IDs 1, 2, and 3
Trio 2 LINK Logical AND of the link status from the installed SEL-FT50 Fault Transmit-
ters with Unit IDs 4, 5, and 6
Trio 3 LINK Logical AND of the link status from the installed SEL-FT50 Fault Transmit-
ters with Unit IDs 7, 8, and 9
Trio 4 LINK Logical AND of the link status from the installed SEL-FT50 Fault Transmit-
ters with Unit IDs 10, 11, and 12
FAULT u u = Unit ID 1–12
Asserts for at least 116 ms when the SEL-FR12 receives a fault message from
the SEL-FT50 and deasserts thereafter; this bit is not latched (this differs
from the SEL-FR12
FAULT
LEDs, which are latched until reset).
Trio 1 FAULT Logical OR of the fault state from Unit IDs 1, 2, and 3
Trio 2 FAULT Logical OR of the fault state from Unit IDs 4, 5, and 6
Trio 3 FAULT Logical OR of the fault state from Unit IDs 7, 8, and 9
Trio 4 FAULT Logical OR of the fault state from Unit IDs 10, 11, and 12
Table 9 Detailed Command Set 2—SEL-FR12 M
IRRORED
B
ITS
Data Message Contents
Required SEL-651R Transmit M
IRRORED
B
ITS
(SEL
OGIC
Equations) for Detailed Command Set (2)
TMB1 TMB2 TMB3 TMB4 TMB5 TMB6 TMB7 TMB8
0 0 1 0 0 0
Clear link state
in SEL-FR12
Target reset on
SEL-FR12
HMI
SEL-651R Received M
IRRORED
B
ITS
(Relay Word bits)
RMB1 RMB2 RMB3 RMB4 RMB5 RMB6 RMB7 RMB8
Response During Normal Conditions (No Fault on Trio 1 or Trio 2)
Trio 1
FAULT = 0
Trio 2
FAULT = 0
LINK 1 LINK 2 LINK 3 LINK 4 LINK 5 LINK 6
Response During FAULT Indication (One or Both Trio 1 FAULT, Trio 2 FAULT Asserted)
Trio 1 FAULT Trio 2 FAULT FAULT 1 FAULT 2 FAULT 3 FAULT 4 FAULT 5 FAULT 6
Table 10 Detailed Command Set 3—SSEL-FR12 M
IRRORED
B
ITS
Data Message Contents (Sheet 1 of 2)
Required SEL-651R Transmit M
IRRORED
B
ITS
(SEL
OGIC
Equations) for Detailed Command Set (2)
TMB1 TMB2 TMB3 TMB4 TMB5 TMB6 TMB7 TMB8
0 0 1 1 0 0
Clear link state
in SEL-FR12
Target reset on
SEL-FR12
HMI