- 12 -
IC251 LC72722 (RDS Signal Processor)
2
1
24
17
16
3
4
5
6
18
15
7
8
9
10
11
14
19
20
21
22
13
Vssx
XIN
XOUT
FMIN
AMIN
CE
DI
CL
DO
V
DD
Vssd
PD
AIN
AOUT
Vssa
IFIN
IO1 IO2
BO1 BO2 BO3 BO4
PHASE DETECTOR
CHARGE PUMP
UNLOCK
DETECTOR
UNIVERSAL
COUNTER
REFERENCE
DIVIDER
SWALLOW COUNTER
1/16, 1/17 4bits
12bits PROGRAMMABLE
DIVIDER
DATA SHIFT REGISTER LATCH
1/2
CCB
I / F
POWER
ON
RESET
IC241 LC72121M-D (PLL Synthesizer)
Vdda
REFERENCE
VOLTAGE
3
4
2
20
21
22
23
7
8
9~11,16,17
1
5
6
14
15
19
18
24
13
12
ANTIALIASING
FILTER
57kHz
BPF
(SCF)
SMOOTHING
FILTER
VREF
PLL
(57kHz)
CLOCK
RECOVERY
(1187.5Hz)
DATA
DECODER
SYNC/EC CONTROLLER
ERROR CORRECTION
(SOFT DECISION)
R A M
(24 BLOCK DATA)
C C B
TEST
MEMORY CONTROL
CLK(4.332MHz)
OSC / DIVIDER
SYNC
DETECT-1
SYNC
DETECT-2
Vssa
MPXIN
DO
CL
DI
CE
T1
T2
T3 to T7
XIN
XOUT
Vddd
Vssd
RDS-ID
VREF
FLOUT CIN
SYNC
SYR
Function
Reference voltage output (Vdda/2)
Baseband (multiplexed) signal input
Subcarrier oitput (filter output)
Subcarrier input (comparator input)
Analog power supply (+5V)
Analog ground
Crystal oscillator output (4.332/8.664MHz)
Crystal oscillator input (external reference signal input)
Test input (This pin must always be connected to ground.)
Test input (standby control)
0:Normal operation.
1:Standby state (crystal oscillator stopped)
Test I/O (RDS clock output)
Test I/O (RDS data output)
Test I/O (soft decision control data output)
Test I/O (error status, regenceratcd carrier, TP, error block count outputs)
Test I/O (error corrcction status, SK datection,TA, error block count outputs)
Block synchronization output
RDS datection
Data output
Clock input
Data input Serial data interface (CCB)
Chip enable
Synchronization and RAM address reset (active high)
Digital power supply (+5V)
Digital ground
I/O
O
I
O
I
-
-
O
I
I/O*
O
I
-
-
Pin name
VREF
MPXIN
FLOUT
CIN
Vdda
Vssa
XOUT
XIN
T1
T2
T3 (RDCL)
T4 (RDDA)
T5 (RSFT)
T6 (ERROR/57K/TP/BE1)
T7 (CORREC/ARI-ID/TA/BEO)
SYNC
RDS-ID
DO
CL
DI
CE
SYR
Vddd
Vssd
Pin No.
1
2
5
6
3
4
12
13
7
8
9
10
11
16
17
18
19
20
21
22
23
24
14
15
* Normally the output pin. Used as an I/O pin in test mode, which is not available to user applications.
IC BLOCK DIAGRAM & DESCRIPTION