Samsung HLR5078WX, Руководство по обслуживанию

Страница: 89 / 152

(ONE PIN NET)
6 6 5 1 C S
R O T C E N N O C 4 9 3 1
8 1 t e e h S O I O T
E T E L E D
5 4 2 X C L 4 7
M E T I W E N
(ONE PIN NET)
K 7 . 4
W 6 1 / 1
0 3 8 R 3 3
W 6 1 / 1
9 3 5 R
4
5 6
7
8
0 0 9 R
3 3
W 6 1 / 1
4 0 0 1 A R
2 2
W 6 1 / 1
1 2
3
3 0 2 L
E N 1 0 6 J 1 2 C I C
B
6 O
7 O
N I
9
1
N I 1 E O
9 1
2 E O
0 2
C C V
3 2 2 R
0
W 6 1 / 1
7 1
4 I
5 I
5 1
3 1
6 I
1 1
7 I
8 1
0 O
1 O
6 1
2 O
4 1
2 1
3 O
3
N I
4 O
5
N I
5 O
7
N I
2 R T D 4 4 2 C H V 4 7 C M
0 1
N I
D N G
2
N I
0 I
4
N I
1 I
6
N I
2 I
8
3 I
N I
7
8
5
6
3
4
1 2
5 2 2 1 C I
1 1 8 R
8 0 6 A R
2 2
W 6 1 / 1
V 0 1
F u 0 0 1
W 6 1 / 1
0 0 1
7 1 2 C
33
1/16W
4 7 8 C
F n 0 0 1
V 5 2
O M
F u 0 0 1
V 0 1
8 1 9 C
R231
22 1/16W
V 3 . 3 D M _ 4 9 3 1
7 8
5 6
3 4
1
2
R1232
2 2
W 6 1 / 1
7 0 6 A R
6 2 2 R
O M
8 0 2 C
F n 0 2 2
V 6 1
2 . 6 5
W 6 1 / 1
F n 0 0 1
V 5 2
O M
5 7 8 C
F n 0 0 1
V 5 2
O M
V 3 . 3 D M _ 4 9 3 1
5 1 5 C
1/16W
100 R843
6
7 8
8 9 8 R
3 3
W 6 1 / 1
W 6 1 / 1
7 4
1 2
3 4
5
0 0 1
W 6 1 / 1
2 3 0 1 A R
W 6 1 / 1
0 0 1
5 2 1 R
1
2
E N 1 0 6 J 1 2 C I C
0 1 2 L
B
7 0 9 R
W 6 1 / 1
2 2
9 0 6 A R
7 8
5 6
3 4
7 3 2 C
F n 0 0 1
V 5 2
O M
3
4
5 6
7 8
4 3 8 C
F n 0 0 1
V 5 2
O M
C
W 6 1 / 1
2 2
9 1 0 1 A R
1 2
4 Q
S 4 0 1 C R K
E
B
O M
V 0 1
F u 1
4 1 6 C
1 1 6 C
F n 7 2 . 0
V 0 5
O M
1
2
0 2 2 R
W 6 1 / 1
K 1
7 4
W 6 1 / 1
1 0 0 1 A R
7 8
5 6
3 4
390Kohm
R128
1/10W
CIC21J601NE
L809
B
V 3 . 3 D M _ 4 9 3 1
E N 1 0 6 J 1 2 C I C
2 0 2 L
B
3 7 8 C
F n 0 0 1
V 5 2
O M
4 3 0 1 A R
1
2
3
4
5
6
7 8
2
3 4
5 6
7 8
W 6 1 / 1
7 4
XREF
8 1 0 1 A R
2 2
W 6 1 / 1
1
0 4 2 R
K 1
W 6 1 / 1
7 9 8 R
K 7 . 4
W 6 1 / 1
W 6
1 /
1
5 5 4 1 C
F u 0 0 1
V 0 1
E N 1 0 6 J 1 2 C I C
B
2 2 2 R
K 0 1
3 4
5
6
7 8
6 0 8 L
7 4
W 6 1 / 1
3 3 0 1 A R
1 2
L A V L P U S
1 P T
1
3 3 7 2 8 R
B
10uF 16V
C606
5
4 A
6
5 A
6 A
7
8
7 A
9
8 A
E N 1 0 6 J 1 2 C I C
5 0 8 L
3 B
7 1
2 B
8 1
1 B
9 1
E O /
2
1 A
C C V
0 2
2 A
3
4
3 A
R I D
1
D N G
0 1 1 1
8 B
2 1
7 B
3 1
6 B
5 B
4 1
4 B
5 1
6 1
O M
V 5 2
F n 0 0 1
3 2 6 C
5 0 5 C I
X C T M 5 4 2 X C L 4 7
10uF
C1009
V 5 D
V 3 . 3 D M _ 4 9 3 1
16V
8 5 8 C
F n 0 0 1
V 5 2
O M
O M
V 5 . 1 _ 4 9 3 1
1 4 6 R
0 0 1
W 6 1 / 1
6 2 2 C
F n 0 0 1
V 5 2
V 5 2
F n 0 0 1
6 7 8 C
O M
4 1 2 C
F n 0 0 1
V 5 2
O M
6
5 A
6 A
7
8
7 A
9
8 A
6 3 2 R
K 0 1
W 6 1 / 1
7 1
2 B
8 1
1 B
9 1
E O / 1 A
2
C C V
0 2
2 A
3
4
3 A
5
4 A
R I D
1
D N G
0 1 1 1
8 B
7 B
2 1
3 1
6 B
4 1
5 B
4 B
5 1
6 1
3 B
1
4 0 5 C I
X C T M 5 4 2 X C L 4 7
0 0 1
W 6 1 / 1
6 P T
L A V L P U S
9 1 1 R
7 6 1 R
6 2 1 R
2 . 6 5
W 6 1 / 1
W 6 1 / 1
0
3 3 8 C
F n 0 0 1
V 5 2
O M
O M
V 5 2
F n 0 0 1
8 7 8 C
O M
V 0 5
F p 2 2
9 5 8 C
6 A
7 A
8
9
8 A
8 1
E O /
9 1 2
1 A
0 2
C C V
3
2 A
3 A
4
4 A
5
5 A
6
7
D N G 8 B
1 1
2 1
7 B
6 B
3 1
4 1
5 B
5 1
4 B
3 B
6 1
7 1
2 B
1 B
X C T M 5 4 2 X C L 4 7
0 0 5 C I
R I D
1
0 1
O M
V 5 2
F n 0 0 1
2 2 6 C
6 9 5 1 C
F n 0 0 1
V 5 2
O M
2 . 6 5
W 6 1 / 1
6 1 1 R
7
8
W 0 1 / 1
m h o K 3 1
9 8 8 R
7 1 0 1 A R
W 6 1 / 1
2 2
1 2
3 4
5 6
L A I R E T A M
V 5 2
F n 0 0 1
8 4 5 1 C
7 6 8 C
F n 0 0 1
V 5 2
O M
B
V 3 . 3 D M _ 4 9 3 1
E N 1 0 6 J 1 2 C I C
0 0 0 1 L
O M
V 5 2
F n 0 0 1
1 2 6 C
W
0
1 / 1
m h o K 3 . 3
1 9 8 R
0 0 1
W 6 1 / 1
5 P T
L A V L P U S
1
8 3 2 R
R624
0 4 8 C
F p 2 2
V 0 5
O M
1/10W 5.1Kohm
E N 1 0 6 J 1 2 C I C
1 0 1 D B
B
2 1 6 C
F u 1
V 0 1
O M
R826 100
1/16W
V 5 . 1 _ 4 9 3 1
5 5 1 R
0 0 1
W 6 1 / 1
W 6 1 / 1
K 0 1
1 5 1 R
0 Q 1 Q
W 6 1 / 1
K 1
6 9 8 R
16V
C209
) z H M 6 7 5 . 4 2 ( H 5 M S / 9 4 - C H
0 0 1 X
2.2uF
W 6 1 / 1
K 7 . 4
4 3 2 1 R
0 8 8 C
F n 0 0 1
V 5 2
O M
3
2 A
4
3 A
5
4 A
6
5 A
6 A
7
8
7 A
9
8 A
4 1
5 B
4 B
5 1
6 1
3 B
2 B
7 1
1 B
8 1
9 1
E O / 1 A
2
C C V
0 2
8 1 6 C I
X C T M 5 4 2 X C L 4 7
1
R I D
D N G
0 1 1 1
8 B
7 B
2 1
3 1
6 B
O M
V 5 2
F n 0 0 1
2 1 9 C
1/10W
R145
6.34Kohm
B
5 5 8 C
F n 0 0 1
V 5 2
O M
E N 1 0 6 J 1 2 C I C
3 2 0 1 D B
B
E N 1 0 6 J 1 2 C I C
8 2 2 1 L
2 4 8 R 0 0 1
1
N I V
N E
2
3
D N G
J D A
4
5
O V
MGND1
GND
R T . X . X - M 5 I 6 6 5 1 C S
5 1 2 1 C I
0 0 1
W 6 1 / 1
8 7 6 C
F n 0 0 1
V 5 2
O M
4.7K
1/16W
4 2 1 R
2
3 4
5 6
7
8
R812
5 0 0 1 A R
W 6 1 / 1
7 4
1
10uF
C1595
16V
V 3 . 3 D M _ O I
0 3 1 C
F n 0 0 1
V 5 2
O M
1
W 6 1 / 1
K 7 . 4
7 3 6 R
W 6 1 / 1
3 3
5 0 9 R
2 P T
L A V L P U S
4 0 8 L
E N 1 0 6 J 1 2 C I C
B
W 6 1 / 1
3 3
3 0 9 R
7 3 2 R W 6 1 / 1
0 0 1
0 7 3 1 R
R625
1/10W
5.1Kohm
1 7 3 1 R
0 1
9 6 3 1 R
0 1
8 6 3 1 R 0 1
0 1
7 6 3 1 R 0 1
0 1 6 6 3 1 R
5 6 3 1 R 0 1
0 1 4 6 3 1 R
XREF
5 6 8 C
F n 0 0 1
V 5 2
O M
2 3 4
5 6 7 8
MGND1 MGND2
MGND3 MGND4
V 5 _ B T S
N 4 0 0 5 - 5 4 F K Y
0 0 1 N C
1
W 6 1 / 1
K 7 . 4
1 0 7 R
W 6 1 / 1
K 7 . 4
3 3 2 1 R
5 4 8 C
F n 0 0 1
V 5 2
O M
0 0 1
0 3 2 R W 6 1 / 1
8 4 6 R
K 7 . 4
W 6 1 / 1
O M
V 5 2
F n 0 0 1
9 7 8 C
3
4
5 8 6 C
F n 0 0 1
V 5 2
O M
2 0 1 L
1
2
W 6 1 / 1
3 3
6 0 9 R
1
2
W 6 1 / 1
0 0 1
3 5 1 R
7 4
W 6 1 / 1
7 8
5 6
3 4
1/16W
100 R824
3 0 0 1 A R
1 2 1 R
W 6 1 / 1
2 . 6 5
16V 10uF
C605
O M
V 5 2
F n 0 0 1
3 4 8 C
4 0 9 R
3 3
W 6 1 / 1
W 6 1 / 1
K 7 . 4
2 0 7 R
2 0 9 R
3 3
W 6 1 / 1
0 2 1 R
W 6 1 / 1
2 . 6 5
8
8 A
9
W 6 1 / 1
3 3
1 0
9 R
9 1 2
1 A
0 2
C C V
3
2 A
3 A
4
5
4 A
5 A
6
7
6 A
7 A
1 1
2 1
7 B
6 B
3 1
4 1
5 B
5 1
4 B
6 1
3 B
7 1
2 B
1 B
8 1
E O /
X C T M 5 4 2 X C L 4 7
7 1 6 C I
R I D
1
0 1
D N G 8 B
O M
V 5 2
F n 0 0 1
5 5 2 C
16V
C254
10uF
O M
V 5 2
F n 0 0 1
9 3 8 C
3
8 2 6 1 C
F n 0 0 1
8
C N
T I B I H N I _ D F P
9
0 2 2 1 D
1 2
3 1
4 1
D D V _ O C V
2
T C E L E S
3
T U O _ O C V
A - N I F
4
B - N I F
5
T U O _ D F P
6
7
D N G _ C I G O L
E L W P 1 2 3 9 2 C L T
3 0 2 C I
1
D D V _ C I G O L
0 1
T I B I H N I _ O C V
D N G _ O C V
1 1
2 1
N I _ O C V
S A I B
R1242
N
4 1
4 P T
L A V L P U S
1
1/16W 47
N I
3
D N I
4
E N I
5
F
N I
6
G N I
7
H
8
I
9
J
0 1
K
1 1
L
2 1
M
3 1
X M 4 1 X C L 4 7
8 0 2 C I
A N I
1
B
N I
2
C
6 1 5 C
F n 0 0 1
V 5 2
O M
W 6 1 / 1
3 3
9 9 8 R
P7
PCI_AD[7]
8 P
] 3 [ D A _ I C P
P9
JTAG_TCK
9 1 8 R
0 0 1
W 6 1 / 1
2 1 P
0 D _ 2 I D S H
3 1 P
z D I L A V D _ 2 I D S H
P14
VDD3.3
n P O T S _ I C P
2 P
P3
PCI_AD[15]
4 P
n R R E S _ I C P
P5
PCI_AD[13]
P6
PCI_AD[11]
5 N
n R R E P _ I C P
N6
PCI_AD[12]
N7
PCI_AD[8]
8 N
] 1 [ D A _ I C P
N9
JTAG_TRSTn
1 P
n L E S V E D _ I C P
0 1 P
0 O I P G
P11
DGND
0 1 N
n T E S E R
1 1 N
z C N Y S _ 2 I D S H
2 1 N
z R O R R E _ 2 I D S H
3 1 N
5 . 1 D D V
4 1 N
3 O I P G
2 N
5 . 1 D D V
3 N
5 . 1 D D V
N4
DGND
3 M
n Y D R T _ I C P
4 M
R R A P _ I C P
M5
PCI_AD[14]
M6
PCI_AD[9]
M7
DGND
M8
PCI_AD[5]
M9
VDD3.3
1 N
n Y D R I _ I C P
L9
JTAG_TMS
1 M
n 2 E B / C _ I C P
M10
DSSClk27
z K L C _ 2 I D S H
1 1 M
2 1 M
5 . 1 D D V
3 1 M
2 O I P G
4 1 M
4 O I P G
2 M
n E M A R F _ I C P
4 1 L
z D I L A V D _ 1 I D S H
L2
VDD3.3
L3
PCI_AD[16]
L4
DGND
5 L
n 1 E B / C _ I C P
L6
PCI_AD[10]
L7
PCI_AD[6]
8 L
] 2 [ D A _ I C P
7 K
] 4 [ D A _ I C P
8 K
] 0 [ D A _ I C P
K9
JTAG_TDI
L1
PCI_AD[17]
L10
JTAG_TDO
1 1 L
1 O I P G
2 1 L
z K L C _ 1 I D S H
3 1 L
z R O R R E _ 1 I D S H
2 1 K
z C N Y S _ 1 I D S H
K13
DGND
4 1 K
7 D _ 1 I D S H
K2
PCI_AD[18]
K3
PCI_AD[19]
K4
PCI_AD[22]
K5
VDD3.3
6 K
n 0 E B / C _ I C P
J5
VDD3.3
J6
N/A
J7
N/A N/A
J8 J9
N/A
K1
PCI_AD[20]
K10
REF_SYT
K11
VDD3.3
0 1 J
3 D _ 1 I D S H
J11
DIV_VCO
2 1 J
6 D _ 1 I D S H
3 1 J
5 D _ 1 I D S H
4 1 J
4 D _ 1 I D S H
J2
PCI_AD[21]
3 J
L E S D I _ I C P
J4
PCI_AD[24]
H3
PCI_AD[28]
4 H
n 3 E B / C _ I C P
H5
PCI_AD[26]
H6
N/A
H7
N/A
H8
N/A
H9
N/A
J1
PCI_AD[23]
G9
N/A
H1
PCI_AD[27]
0 1 H
T U O _ 8 5 9 0 6
1 1 H
2 D _ 1 I D S H
2 1 H
0 D _ 1 I D S H
3 1 H
1 D _ 1 I D S H
H14
DGND
H2
PCI_AD[25]
4 1 G
z R O R R E _ 0 I D S H
2 G
n T N G _ I C P
G3
PCI_AD[30]
n T S O H _ T E S E R
4 G
G5
DGND
G6
N/A
G7
N/A
G8
N/A
F7
N/A
F8
N/A
F9
N/A
G1
PCI_AD[29]
0 1 G
z C N Y S _ 0 I D S H
1 1 G
z D I L A V D _ 0 I D S H
2 1 G
N I _ 8 5 9 0 6
3 1 G
z K L C _ 0 I D S H
2 1 F
6 D _ 0 I D S H
F13
DGND
F14
VCO_CLK
2 F
) n T N I _ F I C M ( n A T N I _ I C P
3 F
3 . 3 D D V
4 F
K L C _ I C P
F5
PCI_AD[31]
F6
N/A
E5
N/A
6 E
P 0 B P T
7 E
N 0 B P T
E8
WAKEUP
E9
MCIF_SEL0
1 F
n Q E R _ I C P
0 1 F
5 D _ 0 I D S H
1 1 F
7 D _ 0 I D S H
0 1 E
8 O I P G
1 1 E
4 D _ 0 I D S H
2 1 E
3 D _ 0 I D S H
1 D _ 0 I D S H
3 1 E
4 1 E
2 D _ 0 I D S H
E2
XO
3 E
5 . 1 D D V
4 E
5 . 1 D D V
D3
NO_CONNECT
D4
DGND
5 D
0 S A I B P T
D6
DGND
D7
AVdd3.3
D8
BIASDIS
D9
TEST_MODE
E1
XI
9 C
n 1 H C _ K C A A M D
D1
PLLVDD1.5
0 1 D
n 1 H C _ Q E R A M D
1 1 D
K C R L _ C A D
2 1 D
K C B _ C A D
3 1 D
A T A D _ C A D
4 1 D
0 D _ 0 I D S H
D2
AVdd3.3
4 1 C
3 . 3 D D V
C2
NO_CONNECT
C3
NO_CONNECT
4 C
N 1 A P T
5 C
N 1 B P T
C6
AVdd3.3
7 C
0 1 O I P G
8 C
n K N I L _ T E S E R
B7
CPS
8 B
3 . 3 D D V
9 B
9 O I P G
C1
PLLVSS
C10
DGND
C11
PHY_TEST_MODEn
2 1 C
5 . 1 D D V
3 1 C
5 . 1 D D V
B12
DGND
3 1 B
K C M _ C A D
4 1 B
E T U M _ O I D U A
B2
DGND
3 B
P 1 A P T
4 B
P 1 B P T
B5
DGND
6 B
P 0 A P T
A5
AVdd3.3
6 A
N 0 A P T
A7
CN
A8
PHYHCLK
A9
PHY8CLK
B1
R0
0 1 B
n 0 H C _ Q E R A M D
1 1 B
5 O I P G
0 1 A
6 O I P G
1 1 A
7 O I P G
2 1 A
R R E _ O I D U A
3 1 A
n 0 H C _ K C A A M D
A14
MCIF_SEL1
A2
NO_CONNECT
3 A
1 S A I B P T
A4
NO_CONNECT
O M
2 4 A D 3 4 B S T
2 0 1 C I
A1
R1
V 5 2
F n 0 0 1
3 1 2 C
O M
V 5 2
F n 0 0 1
2 4 8 C
1
2 3
4
0 0 1 L
1
2 3
4
1 0 1 L
1 2
3
7 2 6 1 C
F n 0 0 1 F n 0 0 1
6 2 6 1 C
9 1 2 1 D
1 2
3
O M
V 0 5
8 1 2 1 D
W 6 1 / 1
2 . 6 5
F n 7 2 . 0
3 1 6 C
7 1 1 R
2 . 6 5
8 1 1 R
V 5 _ B T S
W 6 1 / 1
3
3 3 6 1 C
F n 0 0 1
5 2 2 1 D
1 2 2
3
F n 0 0 1
2 3 6 1 C
4 2 2 1 D
1
1 2 2 R
W 6 1 / 1
K 0 1
5 1 1 R
W 6 1 / 1
2 . 6 5
V 3 . 2 D M
9 1 2 R
K 2 . 2
W 6 1 / 1
W 6 1 / 1
K 0 1
6 6 1 R
V 3 . 3 D M
O M
V 5 2
F n 0 0 1
3 3 6 C
2 3
4
4 2 0 1 D B
E N 1 0 6 J 1 2 C I C
B
2
3 0 1 L
1
W 6 1 / 1
7 4
7
8
5
6
3 4
1
6 3 5 R
2 0 0 1 A R
L A V L P U S
3 P T
1
W 6 1 / 1
K 7 . 4
2
3
W 6 1 / 1
K 7 . 4
6 4 1 R
3 2 2 1 D
1
3
0 3 6 1 C
F n 0 0 1
2 2 2 1 D
1 2
F n 0 0 1
1 3 6 1 C
F n 0 0 1
9 2 6 1 C
1 2 2 1 D
1 2
3
R I D _ 4 9 3 1 _ S 2 I
K L C R L _ S 4 9 3 1
K L C S _ S 4 9 3 1
A T A D _ S 4 9 3 1
A T U O _ D S S 2 I
A T U O _ K C S S 2 I
A T U O _ S W S 2 I
PCI_AD27 PCI_AD28 PCI_AD29 PCI_AD30 PCI_AD31
r e w o p
D L V _ C S S T
C N Y S _ C S S T
K L C _ C S S T
0 D D _ C S S T
R R E _ C S S T
R I D _ C 4 9 3 1
R I D _ C 4 9 3 1
I2SSOSCK_OUTB
PCI_AD7 PCI_AD8 PCI_AD9
PCI_AD10 PCI_AD11 PCI_AD12 PCI_AD13 PCI_AD14 PCI_AD15 PCI_AD16 PCI_AD17 PCI_AD18 PCI_AD19 PCI_AD20 PCI_AD21 PCI_AD22 PCI_AD23 PCI_AD24 PCI_AD25 PCI_AD26
0 D D _ B S S T
1 D D _ B S S T
2 D D _ B S S T
3 D D _ B S S T
4 D D _ B S S T
5 D D _ B S S T
6 D D _ B S S T
7 D D _ B S S T
C N Y S _ B S S T
D L V _ B S S T
K L C _ B S S T
R R E _ B S S T
R I D _ B 4 9 3 1
N E _ C 4 9 3 1 n
1 D A _ I C P
0 D A _ I C P
27M_1394
N E _ C 4 9 3 1 n
R I D _ A 4 9 3 1
N E _ B 4 9 3 1 n
B T N I n _ I C P
1 Q E R n _ I C P
2 T U O _ K L C _ I C P
1 T N G n _ I C P
3 E B C n _ I C P
2 E B C n _ I C P
Y D R I n _ I C P
E M A R F n _ I C P
Y D R T n _ I C P
1 2 D A _ I C P
T S R n _ I C P
L E S V E D n _ I C P
P O T S n _ I C P
R A P _ I C P
R R E S n _ I C P
R R E P n _ I C P
PCI_AD5 PCI_AD6
1 E B C n _ I C P
0 E B C n _ I C P
4 D A _ I C P
3 D A _ I C P
2 D A _ I C P
R I D _ B 4 9 3 1
N E _ B 4 9 3 1 n
T Y S _ F E R
K L C _ O C V
O C V _ V I D
2 D D _ A S S T
3 D D _ A S S T
4 D D _ A S S T
5 D D _ A S S T
6 D D _ A S S T
7 D D _ A S S T
C N Y S _ A S S T
D L V _ A S S T
K L C _ A S S T
R R E _ A S S T
SPDIF_OUT SPDIF_1394_IN
T S R _ K N I L _ 4 9 3 1
R I D _ 4 9 3 1 _ S 2 I
R I D _ A 4 9 3 1
N E _ A 4 9 3 1 n
REF_SYT
DIV_VCO
VCO_CLK
N E _ A 4 9 3 1 n
0 D D _ A S S T
1 D D _ A S S T
Schematic Diagram
10-18
Samsung Electronics
This Document can not be used without Samsung’s authorization.
10-2-9 Digital-9
Power
Signal