rtd BDM-610000075, Руководство пользователя

Страница: 39 / 120

BDM-610000075 Rev B Chapter 3: Connecting the cpuModule 31
LVDS Flat Panel Video Connector (CN19)
Table 12 provides the pinout of the Flat Panel Video connector (
CN19
). FP_VCC is configured for +3.3V by
default. Contact RTD to have FP_VCC configured for +5 V. FP_VBKLT can be 5 V or +12 V, and can be
selected with
JP9
. See Jumper Settings and Locations on page 90 for more details.
Facing the connector pins, the pinout is:
Table 13 lists several LVDS panels that were tested with this cpuModule. When evaluating a panel to be used with
this cpuModule, review the specifications of the tested panels to assure compatability.
Table 12 Flat Panel Video Connector (CN19)
Pin Signal Function In/Out
1 Y0P LVDS Data 0+ out
2 Y0M LVDS Data 0- out
3 DDC_CLK
1
1. The DDC signals use a +3.3 V signal level, and are not +5 V tolerant.
Panel Detection Clock out
4 GND Ground GND
5 Y1P LVDS Data 1+ out
6 Y1M LVDS Data 1- out
7 DDC_DATA
1
Panel Detection Data in/out
8 GND Ground GND
9 Y2P LVDS Data 2+ out
10 Y2M LVDS Data 2- out
11 GND Ground GND
12 GND Ground GND
13 YCP LVDS Clock+ out
14 YCM LVDS Clock- out
15 Y3P LVDS Data 3+ out
16 Y3M LVDS Data 3- out
17 GND Ground GND
18 FP_VCC Power for flat panel electronics out
19 FP_VBKLT Power for flat panel backlight out
20 BKLT_CTRL Backlight Brightness Control (PWM) out
19 17 15 13 11 9 7 5 3 1
FP_VBKLT GND Y3P YCP GND Y2P DDC_DATA Y1P DDC_CLK Y0P
BKLT_CTRL FP_VCC Y3M YCM GND Y2M GND Y1M GND Y0M
20 18 16 14 12 10 8 6 4 2
Table 13 Tested LVDS Panels
Manufacturer Model Number Resolution Color Depth
Optrex T-51756D121J-FW-A-AA 1024 x 768 18 bit
Optrex T-51639D084JU-FW-A-AB 1024 x 768 24 bit