Page 34 of 80
MCP Delay Line (Version 6.2.90.5)
The
HM1-B
is fully compatible to the
HM1
as well as the
HM1/T
model. Additionally to the
HM1
this module has the
burst mode
ability.
Details of the HM1(-B) operation is given in a separate manual.
3.1.2
The TDC8
The
TDC8
is based on the LeCroy MTD133B-chip (production discontinued). It has an input for common start or common
stop operation and 8 channels. It operates only in “transparent mode” (list mode) and can collect up to 16 hits per channel.
The resolution is 500 psec and the range is 16 bit. The input level is NIM. Up to three
TDC8
can be combined. Especially,
two of the
TDC8
can be coupled to an effective 15 (ISA) or 16 (PCI) channel single start/stop TDC.
Figure 3.3: TDC8/ISA board
Figure 3.2: PCI interface card
Figure 3.1: HM1-B/T and HM1-B front panel
Содержание DLD120
Страница 6: ...Page 6 of 80 MCP Delay Line Version 6 2 90 5 ...
Страница 32: ...Page 32 of 80 MCP Delay Line Version 6 2 90 5 ...
Страница 51: ...MCP Delay Line Version 6 2 90 5 Page 51 of 80 Figure 4 4 BIASET2 Crate with four HV1 4 ...
Страница 68: ...Page 68 of 80 MCP Delay Line Version 6 2 90 5 ...
Страница 78: ...Page 78 of 80 MCP Delay Line Version 6 2 90 5 ...