CHAPTER 3 REGISTERS
User’s Manual S19262EJ3V0UM
35
3.3.3 IR control register 2
This register (IRCR2: 5000_0048H (UART0), 5001_0048H (UART1), 5002_0048H (UART2)) specifies the receive
data mask period to add at the end of IR transmission.
The IRCR2, IRCR3, and IRCR4 register bits (MASK_PERIOD[19:0], 20 bits in total) are used for specification.
15 14 13 12 11 10 9 8
Reserved
7 6 5 4 3 2 1 0
MASK_PERIOD[7:0]
Name R/W
Bit
After
Reset
Function
Reserved
R
15:8
0
Reserved. When these bits are read, 0 is returned for each bit.
MASK_PERIOD[7:0]
R/W
7:0
00H
Specifies the receive data mask period to add at the end of IR
transmission. The lower 8 bits are specified.
3.3.4 IR control register 3
This register (IRCR3: 5000_004CH (UART0), 5001_004CH (UART1), 5002_004CH (UART2)) specifies the receive
data mask period to add at the end of IR transmission.
The IRCR2, IRCR3, and IRCR4 register bits (MASK_PERIOD[19:0], 20 bits in total) are used for specification.
15 14 13 12 11 10 9 8
Reserved
7 6 5 4 3 2 1 0
MASK_PERIOD[15:8]
Name R/W
Bit
After
Reset
Function
Reserved
R
15:8
0
Reserved. When these bits are read, 0 is returned for each bit.
MASK_PERIOD[15:8]
R/W
7:0
00H
Specifies the receive data mask period to add at the end of IR
transmission. The middle 8 bits are specified.
Содержание EMMA Mobile 1
Страница 4: ...User s Manual S19262EJ3V0UM 2 MEMO...