background image

 
 

 

RTL8201(L)

 

2002-01-18

 

 

Rev.1.04 

 

 

12

4:<6> 10FD 

10Base-T-FD:

 This bit advertises the ability to the Link Partner that the 

RTL8201L can operate in 10Base-T full duplex mode. Writing a ‘0’ to 
this bit will suppress the transmission of this ability to the Link Partner. 
Resetting the chip will restore the default value. The default value is ‘1’ 
and writing a ‘1’ will set this bit to ‘1’. Reading this bit will return the 
last written value or the default value if no write has been completed 
since the last reset. 
1: 10Base-T full duplex supported by local node 
0: 10Base-T full duplex not supported by local node 

1, RW 

4:<5> 10 

10Base-T:

 This bit advertises the ability to the Link Partner that the 

RTL8201L can operate in 10Base-T half duplex mode. Writing a ‘0’ to 
this bit will suppress the transmission of this ability to the Link Partner. 
Resetting the chip will restore the default value. The default value is ‘1’ 
and writing a ‘1’ will set this bit to ‘1’. Reading this bit will return the 
last written value or the default value if no write has been completed 
since the last reset. 
1: 10Base-T is supported by local node 
0: 10Base-T not supported by local node 

1, RW 

4:<4:0> Selector 

Selector Field:

 This field reflects the binary encoded selector supported 

by this node. Bits 4:0 contain a fixed value of <00001>, representing 
CSMA/CD, is specified. This indicates that the chip belongs to the 
802.3 class of PHY transceivers. No other protocols are supported. 

<00001>, RW 

6.6 Register 5 Auto-Negotiation Link Partner Ability   

(ANLPAR) 

This register contains the advertised abilities of the Link Partner as received during Auto-negotiation. The content changes 
after the successful Auto-negotiation if Next-pages are supported.

 

Address 

Name 

Description/Usage 

Default/Attribute 

5:<15> NP 

Next Page:

 Bit 15 returns a value of ‘1’ when the Link Partner 

implements the Next Page function and has Next Page information that 
it wants to transmit. However, since the RTL8201L does not implement 
the Next Page function, it ignores the Next Page bit, except to copy it to 
this register. 
0: Transmitting the primary capability data page 
1: Transmitting the protocol specific data page 

0, RO   

5:<14> ACK 

Acknowledge:

 Bit 14 is used by Auto-negotiation to indicate that a 

device has successfully received its Link Partner’s Link Code Word. 
1: Link partner acknowledges reception of local node’s capability data word 
0: No acknowledgement 

0, RO   

5:<13> RF 

Remote Fault:

 Bit 13 returns a value of ‘1’ when the Link Partner 

signals that it has detected a remote fault. The RTL8201L advertises this 
information, but does not act upon it. 
1: Link partner is indicating a remote fault 
0: Link partner does not indicate a remote fault 

0, RO 

5:<12:11> Reserved 

Reserved:

 Ignore the output of the RTL8201L when these bits are 

read. 

 

5:<10> Pause 

Pause:

 Indicates that the Link Partner pause bit is set. 

1: Flow control is supported by Link partner 
0: Flow control is NOT supported by Link partner 

0, RO 

5:<9> T4 

100Base-T4:

 This bit indicates that the Link Partner can support 

100Base-T4 mode. This bit is cleared any time Auto-negotiation is 
restarted or the RTL8201L is reset. 
1: 100Base-T4 is supported by link partner 
0: 100Base-T4 not supported by link partner 

0, RO 

Tel: +49(0)234-9351135 · Fax: +49(0)234-9351137  

E-MAIL:

[email protected]

   http://www.

cornelius-consult.de

Содержание RTL8201(L)

Страница 1: ...X_ER Counter REC 15 6 11 Register1910MbpsNetworkInterfaceConfiguration 15 6 12 Register 20 PHY 1_1 15 6 13 Register 21 PHY 1_2 16 6 13 Register 22 PHY 2 16 6 14 Register 23 Twister_1 16 6 15 Register...

Страница 2: ...Interface interface Flow control ability support to co work with MAC by MDC MDIO 48 pin LQFP package 2 General Description The RTL8201 L is a single port Phyceiver with an MII Media Independent Inter...

Страница 3: ...l to Serial Baseline wander Correction 5B 4B Decoder Data Alignment Descrambler 4B 5B Encoder Scrambler 10 100 half full Switch Logic 10 100M Auto negotiation Control Logic Manchester coded waveform 1...

Страница 4: ...X2 33 TPTX 34 TPTX 28 RTSET 31 TPRX 30 TPRX 43 ISOLATE 40 RPTR RTT2 39 Speed 38 Duplex 37 ANE 41 LDPS 44 MII SNIB 9 LED0 PAD0 10 LED1 PAD1 12 LED2 PAD2 13 LED3 PAD3 15 LED4 PAD4 27 RTT3 VCTRL 42 RESET...

Страница 5: ...e Data These are the four parallel receive data lines aligned on the nibble boundaries driven synchronously to the RXC for reception by the external physical unit PHY RXER O 24 Receive error if any 5B...

Страница 6: ...Interface PHY Address Config Symbol Type Pin s No Description LED0 PAD0 O 9 Link LED LED1 PAD1 O 10 Full Duplex LED LED2 PAD2 O 12 Link 10 ACT LED LED3 PAD3 O 13 Link 100 ACT LED LED4 PAD4 O 15 Colli...

Страница 7: ...ompleted which requires approximately 1us Writing a 0 to this bit has no effect Because this bit is self clearing after a few cycles from a write operation it will return a 0 when read 1 Software rese...

Страница 8: ...1 Power down 0 Normal operation 0 RW 0 10 Reserved Reserved Ignore the output of the RTL8201L when these bits are read 0 9 Restart Auto Negotiation Restart Auto Negotiation Bit 9 is a self clearing b...

Страница 9: ...Base T half duplex mode If the chip is set to operate in this mode this bit will return a 1 when read 1 Enable 10Base T half duplex support 0 Suppress 10Base T half duplex support 1 RO 1 10 6 Reserved...

Страница 10: ...lity registers and will return a 1 when bit 0 is read Several extended registers have been implemented in the RTL8208 and their bit functions are defined later in this section 1 Extended register capa...

Страница 11: ...ility to the Link Partner that the RTL8201L can operate in 100Base T4 mode Writing a 0 to this bit will suppress the transmission of this ability to the Link Partner Resetting the chip will restore th...

Страница 12: ...ities of the Link Partner as received during Auto negotiation The content changes after the successful Auto negotiation if Next pages are supported Address Name Description Usage Default Attribute 5 1...

Страница 13: ...or the RTL8201L is reset 1 10Base T full duplex is supported by link partner 0 10Base T full duplex not supported by link partner 0 RO 5 5 10 10Base T This bit indicates that the Link Partner can supp...

Страница 14: ...O 6 1 PAGE_RX Page Received This bit is set high when a new Link Code Word Page has been received from the Link Partner checked and acknowledged This bit is cleared when the link is lost or the chip i...

Страница 15: ...causes a pre mature end error detection to be reported 0 RW 17 2 LINK_err Assertion of this bit causes a link error detection to be reported 0 RW 17 1 PKT_err Assertion of this bit causes a detection...

Страница 16: ...h test functions as RTL8139C 76 RO 22 7 0 PHY2_80 PHY2 register for PLL select functions as RTL8139C 80 R W 6 14 Register 23 Twister_1 Address Name Description Usage Default Attribute 23 15 0 TW_1 Twi...

Страница 17: ...d receive function While transmitting packets the MAC will first assert the TXEN signal and change byte data into 4 bits nibble and pass to the PHY by TXD 0 3 PHY will sample TXD 0 synchronously with...

Страница 18: ...EED DUX pins and their operation mode ANE SPEED DUX Operation H L L Auto negotiation enabled the ability field does not support 100Mbps or full duplex mode operation H L H Auto negotiation enabled the...

Страница 19: ...h is the default mode for the RTL8201 This pin pulled low will set the RTL8201 L into SNI mode operation When set to SNI mode the RTL8201 L will work at 10Mbps Please refer to the section covering Ser...

Страница 20: ...d PHY address configurations In the left figure the PHY address is set to 00001b 01h In the right figure the PHY address is set to 00010b 02h In the above two PHY address designs all useable LEDs have...

Страница 21: ...s configured by hardware pin 43 Setting pin 43 high will isolate the RTL8201 L from the Media Access Controller MAC and the MDC MDIO management interface In this mode power consumption is minimum 7 8...

Страница 22: ...using the RTL8201 L in a NIC or switch application please set the default mode NIC Switch mode is the default setting and has the RPTR pin pulled low or bit 15 of register 17 is set to 0 7 10 Reset P...

Страница 23: ...mode 8 mA PPWD Power down mode 6 mA PIsolate Isolate mode 5 mA P100F 100Base full duplex 99 mA P10F 10Base full duplex 129 mA P10TX 10Base transmit 127 mA P10RX 10Base receive 32 mA P10IDLE 10Base id...

Страница 24: ...on Without Collision Shown is an example transfer of a packet from MAC to PHY 8 2 2 Reception Without Error Shown is an example of transfer of a packet from PHY to MAC Tel 49 0 234 9351135 Fax 49 0 23...

Страница 25: ...11 0 15 0 22 0 29 between 0 10 mm and 0 25 mm from the lead tip b1 0 006 0 008 0 010 0 15 0 20 0 25 6 A1 is defined as the distance from the seating plane to the c 0 004 0 008 0 09 0 20 lowest point o...

Страница 26: ...eadquarters 1F No 2 Industry East Road IX Science based Industrial Park Hsinchu 300 Taiwan R O C Tel 886 3 5780211 Fax 886 3 5776047 WWW www realtek com tw Tel 49 0 234 9351135 Fax 49 0 234 9351137 E...

Отзывы: