![background image](http://html1.mh-extra.com/html/rabbit/rabbitcore-rcm2200/rabbitcore-rcm2200_user-manual_3118732061.webp)
User’s Manual
55
Figure A-4 shows a typical timing diagram for the Rabbit 2000 microprocessor external
I/O read and write cycles.
Figure A-4. External I/O Read and Write Cycles—No Extra Wait States
T
adr
is the time required for the address output to reach 0.8 V. This time depends on the
bus loading. T
setup
is the data setup time relative to the clock. Tsetup is specified from
30%/70% of the V
DD
voltage level.
Tadr
Tadr
External I/O Read (no extra wait states)
CLK
A[15:0]
External I/O Write (no extra wait states)
CLK
A[15:0]
/IORD
valid
T1
Tw
T1
Tw
T2
valid
T2
/BUFEN
/IOCSx
/IOWR
/BUFEN
D[7:0]
valid
Tsetup
Thold
/CSx
/IOCSx
TCSx
TIOCSx
TIORD
TBUFEN
TCSx
TIOCSx
TIORD
TBUFEN
valid
D[7:0]
/CSx
TCSx
TIOCSx
TIOWR
TCSx
TIOCSx
TIOWR
TBUFEN
TBUFEN
TDHZV
TDVHZ
Содержание RabbitCore RCM2200
Страница 1: ...RabbitCore RCM2200 C Programmable Module with Ethernet User s Manual 019 0097 090417 G...
Страница 6: ...RabbitCore RCM2200...
Страница 36: ...30 RabbitCore RCM2200...
Страница 42: ...36 RabbitCore RCM2200...
Страница 66: ...60 RabbitCore RCM2200...
Страница 76: ...70 RabbitCore RCM2200...
Страница 80: ...74 RabbitCore RCM2200...
Страница 86: ...80 RabbitCore RCM2200...
Страница 90: ......