Wi-Fi&BT Module Series
AF50T Hardware Design
AF50T_Hardware_Design 14 / 52
3.2. Pin Assignment
Power Pins
GND Pins
RESERVED Pins
PCIe Pins
UART Pins
ANT Pins
Signal Pins
PCM Pins
85
GND
106
GND
22
BT_
WAKEUP_
HOST
21
RESERVED
20
VDD_RF
19
VDD_RF
18
RESERVED
17
RESERVED
16
COEX_RXD
15
WLAN_SLP
_CLK
14
PCIE_RST_
N
13
PCIE_WAK
E_N
12
PCIE_CLKR
EQ_N
23
HOST_
WAKEUP_
BT
65
RESERVED
64
RESERVED
63
VDD_RF
62
RESERVED
61
RESERVED
60
RESERVED
59
COEX_TXD
58
RESERVED
57
SW_CTRL
107
GND
36
PCM_DOUT
37
PCM_CLK
38
BT_CTS
39
BT_TXD
40
RESERVED
41
LAA_TXEN
42
WLAN_TXE
N
43
VDD_IO
44
GND
45
VDD_CORE
_VM
46
VDD_CORE
_VH
35
PCM_SYNC
76
PCM_DIN
77
BT_RTS
78
BT_RXD
79
RESERVED
80
PA_MUTE
81
LAA_RX
82
LAA_AS_EN
83
BT_EN
84
WLAN_EN
108
GND
86
GND
87
GND
88
GND
98
GND
99
GND
100
GND
89
GND
97
GND
104
GND
101
GND
90
GND
96
GND
103
GND
102
GND
91
GND
95
GND
94
GND
93
GND
92
GND
105
GND
Figure 2: Pin Assignment (Top View)
Please keep all RESERVED pins open.
NOTE