Scaler Block (Figure 24)
There are two input ports to the Scaler IC, A and B. The two 24 bit video inputs are fed to a
Multiplexer. The Multiplexer selects the picture information for the main picture and the Picture in
Picture. Separate Horizontal and Vertical Sync for the A-Port is fed to the IC on Pins 156 and 157.
Sync for the B-Port is fed to the IC on Pins 9 and 10. In the case of Sync on Green or Sync on Y, the
Green or Y signal is fed to the IC on Pin 207. The Sync is separated inside the IC. The frequency of
the Horizontal and Vertical Sync is used for signal processing timing and Format detection.
The selected picture data is fed to the Format circuits to resize the picture. The CSC (Color Space
Conversion circuit) changes the data to a YCbCr format if the input signal is in the RGB format.
The Image Processor enhances and Formats the picture. IC 7600 stores the picture data as it is
being processed by the Image Processor.
The Scaler converts the output to a1080i format. The signal is fed to three D/A converters. The IC
then outputs an analog Y Pb Pr output. Horizontal and Vertical sync is output on Pins 49 and 50.
The Vertical is 60 Hz while the Horizontal is 33.75 kHz.
FIGURE 24 - SCALER BLOCK DIAGRAM
Page 34
Содержание DPTV400 Series
Страница 9: ...7 FIGURE 3 EPIC REAR JACK PANEL Page 6 ...
Страница 10: ...SSB ATSC POWER INTERFACE PANEL SSM HD DW LSB AC INPUT FOCUS BLOCK FG2 CRT PANEL BOARD LOCATIONS Page 7 ...
Страница 14: ...FIGURE 6 STANDBY POWER SUPPLY Page 11 ...
Страница 15: ...FIGURE 7 MAIN POWER SUPPLY Page 12 ...
Страница 20: ...FIGURE 11 HORIZONTAL OUTPUT Page 17 ...
Страница 21: ...FIGURE 12 HIGH VOLTAGE Page 18 ...
Страница 22: ...FIGURE 13 VERTICAL AMPLIFIER Page 19 ...
Страница 25: ...FIGURE 15 VIDEO SIGNAL FLOW BLOCK Page 22 ...
Страница 26: ...FIGURE 16 SIDE JACK PANEL Page 23 ...
Страница 27: ...FIGURE 17 SSM NTSC AV INPUTS AND SWITCHING Page 24 ...
Страница 29: ...FIGURE 18 NTSC SSB SIGNAL PROCESSING Page 26 ...
Страница 30: ...FIGURE 19 HD ATSC BLOCK Page 27 ...
Страница 31: ...FIGURE 20 EPIC ATSC BLOCK Page 28 ...
Страница 32: ...FIGURE 21 HD DW MODULE Page 29 ...
Страница 35: ...FIGURE 23 AV3 AND AV4 INPUTS AND SWITCHING Page 32 ...
Страница 38: ...FIGURE 25 SSM VIDEO DRIVE Page 35 ...
Страница 41: ...FIGURE 26 SHARPNESS CONTROL Page 38 ...
Страница 42: ...FIGURE 27 TINT CONTROL Page 39 ...
Страница 43: ...FIGURE 28 CRT DRIVE Page 40 ...
Страница 45: ...FIGURE 30 CRT PANEL Page 42 ...
Страница 47: ...FIGURE 31 AUDIO SIGNAL FLOW BLOCK Page 44 ...
Страница 48: ...FIGURE 32 SSB AUDIO PROCESSING Page 45 ...
Страница 49: ...FIGURE 33 AUDIO AMPLIFIER Page 46 ...
Страница 52: ...FIGURE 35 CONVERGENCE PROCESSOR Page 49 ...
Страница 53: ...FIGURE 37 INTELLISENSE SENSING CIRCUIT Page 50 ...
Страница 55: ...FIGURE 38 CONVERGENCE HORIZONTAL DRIVE Page 52 ...
Страница 56: ...FIGURE 39 VERTICAL CONVERGENCE DRIVE Page 53 ...
Страница 58: ...FIGURE 40 SET CONTROL AND I2C BUSSES Page 55 ...
Страница 59: ...FIGURE 41 OSD SIGNAL PATH Page 56 ...
Страница 62: ...Figure 59 FIGURE 42 WIRING INTERCONNECT ...
Страница 71: ...FIGURE 44 SAM MENUS Page 68 ...
Страница 77: ......
Страница 78: ...MMARTIN 04 13 04 ...