20
2. Video Module VM45
PCO
1999
VMC45-03/99
ENB
see Chapter 1, page 11
ED0
see Chapter 1, page 11
ED1
see Chapter 1, page 11
ED2
see Chapter 1, page 11
EXPD
see Chapter 1, page 10
EXP
see Chapter 1, page 9
CSYNC
Composite synchronisation output (CSYNC)
TTL level
MODE
see Chapter 1, page 13
VSYNC
see Chapter 1, page 13
HSYNC
Horizontal synchronisation output (HSYNC)
TTL level
VR
Vertical reset input (TTL level)
A vertical image synchronisation can be made with a vertical
sync signal
GENLOCK
External synchronisation
Input to synchronise the camera to an external video device.
A video signal (75
Ω
) or a TTL signal, consisting of horizontal
and vertical synchronize pulses (composite sync, CSYNC) is
needed.
The synchronisation is achieved by an internal PPL.
A second possibility is to input separately the horizontal sync
and the vertical sync. In this case the horizontal sync must be
connected to the GENLOCK and the vertical sync must be con-
nected to the vertical reset (VR).
The synchronisation with Genlock can be enabled/disabled by
controlling LSW. This can be done with DIP switch S1:
DIP switch S1/pin 8 = open
Genlock disabled
DIP switch S1/pin 8 = closed
Genlock enabled
Содержание VC45
Страница 1: ...VC45 VC45 VM45 VM45 Operating Instructions Operating Instructions...
Страница 2: ......
Страница 4: ......
Страница 27: ...4 Appendix 27 PCO 1999 VMC45 03 99 Electrical Schematics of the board VMAIN...
Страница 30: ......