![Panasonic TH50PF9UK - 50](http://html.mh-extra.com/html/panasonic/th50pf9uk-50-plasma-panel/th50pf9uk-50-plasma-panel_service-manual_274802091.webp)
14.19. DN-Board (2 of 3) Block Diagram
P3V_SDA2
P3V_SCL2
P3V_SCL2
P3V_SD
A2
P3V_SCL3
P3V_SDA3
P3V_SCL2
P3V_SDA2
+3.3V
+3.3V
+3.3V
+1.5V
+2.5V
+3.3V
STB+3.3V
+3.3V
+1.5V
+3.3V
+3.3V
+3.3V
+3.3V
STB+3.3V
+2.5V
IC4905
IC5701
FPGA_BINE0-9
OE1
FPGA_NSTATUS
P1_PB/B0-9
FPGA_CONFDONE
P1_HS,_VS,_CLK
DQ1-DQ31
IIC_BUS
VCC
CLKM_20MHz
DHA,DVA,
DCKA
PORT2_GOUTO0-9
RVIB0-9
FPGA_RINE0-9
SCKREF
NRST
OE1
PI1CLK
FPGA_BINO0-9
FLASH
TDO
VCC
PI1FLD,PI1ACTB
GCLK2
(60bit)
(30bit)
I-CHIPS
NRST-FP
MCKREF
27
OSD_72MHz
FPGA_RINO0-9
REFCK
IC4908
FPGA_GINO0-9
IC4302
OE1
PO_HS,_VS
CPLD(FPGA ROM)
1
PO_RO0-9,PO_GO0-9,PO_BO0-9
IC5501
SD-RAM
BUIB0-9
OCKREF
GYIB0-9
FPGA_HDO,VDO,CLKO
I2CSDA
D0,D5-D7,D12-D15
FPGA_FLD
D1-D4,D8-D11
DQ1-DQ31
SD_RAM2
XIN
PO_CLK
DHB,DVB,
DCKB
I2CSCL
VCC
CLK2X_E
57_R0-9
X5701
PORT2_BOUTO0-9
A8-A15
FLD
XT
P2_PB/BE0-9
PORT2_ROUTO0-9
A0-A2,A16,A19,CE2,OE
1
1
TDI
1
P2_Y/GE0-9
5
TMS
LCLK1
SDAT
XTN
20
LCLK1
3
SDAT
57_B0-9
5
RV,GY,BU
CLK2X_E
57_G0-9
FPGA_NCONFIG
TCK
IC4902
(4.25MHz)
RESET
CLK7
IIC_CLK
7
PO_FLD,_ACT
MCLK
8
PO_RE0-9,PO_GE0-9,PO_BE0-9
IC4501
7
57_HD,57_VD,57_CLK
LSI57Plus
FPGA_DCLK
XIN
IIC_SDA
SD RAM2 DATA
FPGA_DCLK
7
POHSB,POVSB
SCLK
PI1DO_0-PI1D_29
6
PORT1_HS,_VS,_CLK
PI1HSB,PI1VSB,
PORT1_ROUT0-9
(60bit)
IIC_SCL
IC5502
GOUT0-9
FPGA_DATA0
FPGA2
VCC
A3-A7,A17,A18WE
POFLD,POAVTB
FPGA_NSTATUS
FPGA_NCONFIG
D1-D15
SO
RESET
FPGA_DCLK
WE,CAS,RAS
VCC
ADDR0-11
IC5103
(90MHz)
8
CLK3
PI2DO_0-PI2D_29
SI
VCC
OSD_72MHz
BOUT0-9
(39.5MHz)
PI2FLD,PI2ACTB
SCLKB
IC5201
HP,VP,OCKO
LCLK2
FPGA_CONFDONE
LSI57_RIN0-9
A0-A18
CBCLK_A
WE,CE,OE
P2_HS,_VS,_CLK
X2CBCLK_A
P2_PB/BO0-9
1
(30bit)
PI2HSB,PI2VSB,
(30bit)
P2_PR/RO0-9
PI2CLK
P1_FLD,_ACT
PORT2_FLD,_ACT
P2_FLD,_ACT
ROUT0-9
P2_Y/GO0-9
GO0-9
PORT2_HS,_VS,_CLK
LSI57_BIN0-9
DDR-SDRAM I/F
LSI57_GIN0-9
CONFIG-OE
ICHIPS-SI
IC4906
P1_Y/G0-9
RSTB
ADDR0-18
MCCLK
P1_PR/R0-9
P2_PR/RE0-9
POCLK
CPU I/F
12
CLK2
SD_RAM1
CLK6
(40MHz)
PORT2_ROUTE0-9
LCLK2
PORT2_GOUTE0-9
HDO,VDO,CLKO
8
DQ0-DQ31
BO0-9
ADRS0-ADRS11
VCC
LSI57-HP,-VP,-CLK
IC5103
NWE,NCE,NOE
DIR
23
CBCLK_B
FLASH
MCDATA-0
(72MHz)
REFCK39.5MHz
13
CLK7425-1
3
25
FPGA-TCK
DQ1-DQ15
RO0-9
WE,CE,OE
IC4502
BE0-9
IIC_BUS
CLK5
VDD
IC4907
NRST
OCK_90MHz
VCC
FPGA_DCLK
7
FPGA_DATA0
SCLK
14
CLK4
OSD_CLKO
IC4904
OSD_CLKI
FPGA-TDI
GE0-9
4
IIC_BUS
32M DDR SDRAM
RE0-9
1
REFCK_39.5MHz
IC5503
6
A0-A18
NRST
CLK1
DIR
OCK-90MHz
2
DATA0-15
(2088MHz)
SD-RAM1 DATA
IC4903
DEV-OE
ICHIPS-RST
ADDRESS
(30bit)
POD_0-POD_59
2
HDE,VDE,CLKE-57
GND
RVIA0-9
CLKM_20MHz
(74.25MHz)
VCC
X2CBCLK_B
FPGA-TMS
FPGA_GINE0-9
CLK7425
9
PORT1_GOUT0-9
VCC
5
DN
10
PORT1_BOUT0-9
WE,CAS,RAS
VOUT
FPGA-TDO
ADDR0-11
VDD
11
5
9
PORT1_FLD,_ACT
BUIA0-9
IIC_SDA
PORT2_BOUTE0-9
VDD
GYIA0-9
IIC_SCL
IIC_BUS
FPGA_HDE,VDE,CLKE
21
8
DIGITAL SIGNAL PROCESSOR
DN
BUFFER
BUFFER
BUFFER
CLOCK BUFFER
BUFFER
CPG
FOR
8M FLASH MEMORY
FACTORY USE
(FPGA ROM WRITER)
BUFFER
RESET
CLOCK BUFFER
LSI57 INPUT
RGB OUT
[EVEN]
[ODD]
CONFIGURATION
[EVEN]
[EVEN]
[ODD]
FPGA1 INPUT
I-CHIPS PORT2 OUTPUT
I-CHIPS PORT1 OUTPUT
[ODD]
FPGA3 OUTPUT
CLK INPUT
INTERFACE
RGB IN PORT1
RGB IN PORT2
TH-50PF9UK
DN-Board (2 of 3) Block Diagram
TH-50PF9UK
DN-Board (2 of 3) Block Diagram
TH-50PF9UK
91
Содержание TH50PF9UK - 50" Plasma Panel
Страница 4: ...1 Applicable signals 4 TH 50PF9UK ...
Страница 19: ...7 Location of Lead Wiring 19 TH 50PF9UK ...
Страница 20: ...20 TH 50PF9UK ...
Страница 21: ...21 TH 50PF9UK ...
Страница 24: ...8 4 Adjustment Volume Location 8 5 Test Point Location 24 TH 50PF9UK ...
Страница 29: ...9 2 IIC mode structure following items value is sample data 29 TH 50PF9UK ...
Страница 31: ...31 TH 50PF9UK ...
Страница 33: ...33 TH 50PF9UK ...
Страница 39: ...12 Option Setting 39 TH 50PF9UK ...
Страница 72: ...TH 50PF9UK 72 ...
Страница 73: ...14 Block and Schematic Diagram 14 1 Schematic Diagram Note TH 50PF9UK 73 ...
Страница 139: ...15 Parts Location 15 1 Exploded View 15 1 1 The main mechanical parts relation 139 TH 50PF9UK ...
Страница 140: ...15 1 2 Escutcheon part location enlarged views of lower left side 15 2 Fan part location enlarged views 140 TH 50PF9UK ...
Страница 141: ...15 3 Cable relation 141 TH 50PF9UK ...
Страница 142: ...15 4 Packing summary 142 TH 50PF9UK ...
Страница 143: ...143 TH 50PF9UK ...
Страница 144: ...144 TH 50PF9UK ...
Страница 145: ...145 TH 50PF9UK ...
Страница 147: ...17 Replacement Parts List 17 1 Replacement Parts List Notes 147 TH 50PF9UK ...