S
D
D
0
0
0
2
6
A
E
M
MN
6
6
2
7
8
5
T
B
U
C
I
f
t
h
e
a
n
t
i
-
s
h
o
c
k
m
e
m
o
r
y
c
o
n
t
r
o
l
l
e
r
i
s
t
u
r
n
e
d
o
n
,
Q
c
o
d
e
d
a
t
a
c
a
n
b
e
s
e
t
f
o
r
u
s
e
r
d
a
t
a
o
n
t
h
e
o
p
t
i
c
a
l
d
i
g
i
t
a
l
o
u
t
p
u
t
s
i
g
n
a
l
.
Table 7-1-6 (5)
Q code input for TX
8
7
M
C
Q
Q
0
to Q
79
(80 bits)
(
E
)
Q
c
o
d
e
i
n
p
u
t
f
o
r
o
p
t
i
c
a
l
d
i
g
i
t
a
l
o
u
t
p
u
t
s
i
g
n
a
l
(
T
X
)
M
L
D
M
C
L
K
M
D
A
T
A
・・・・・・・・
・・・・・・・
Q
0
Q
1
Q
2
Q
7
7
Q
7
8
Q
7
9
CLDCK
16 clocks
16 clocks
I
n
p
u
t
t
i
m
i
n
g
a
b
c
A
T
h
e
Q
c
o
d
e
t
h
a
t
i
s
i
n
p
u
t
i
n
t
o
a
-
z
o
n
e
i
s
o
u
t
p
u
t
a
s
b
i
t
U
d
a
t
a
d
u
r
i
n
g
p
e
r
i
o
d
A
.
Details of bit U
(Q channel)
・
・
・
・
・
・
・
・
・
・
・
・
・
・
・
・・・
・
・
・
・
・
・
-
-
-
-
-
-
-
-
-
-
-
-
0
0
Q
0
Q
1
Q
79
Q
80
Q
81
Q
95
0
0
Sub code
Sync word
Input data
C
R
C
d
a
t
a
(
1
6
b
i
t
s
)
CRC data is generated from the arithmetic operation of input data and added.
D
a
t
a
i
n
p
u
t
A
BLKCK
Output data
A
B
C
C
a
b
c
I
f
n
o
Q
c
o
d
e
i
s
i
n
p
u
t
,
t
h
e
p
r
e
v
i
o
u
s
v
a
l
u
e
w
i
l
l
b
e
k
e
p
t
o
n
h
o
l
d
a
n
d
b
i
t
U
w
i
l
l
b
e
o
u
t
p
u
t
.
A
t
t
h
a
t
t
i
m
e
,
C
R
C
d
a
t
a
i
s
a
d
d
e
d
w
i
t
h
d
i
s
a
b
l
i
n
g
d
a
t
a
.
N
o
t
e
2
)
・
I
n
t
e
r
r
u
p
t
i
o
n
i
s
n
o
t
a
l
l
o
w
e
d
w
h
i
l
e
t
h
e
Q
c
o
d
e
i
s
i
n
p
u
t
,
o
t
h
e
r
w
i
s
e
t
h
e
w
r
o
n
g
b
i
t
U
w
i
l
l
b
e
o
u
t
p
u
t
.
・
T
h
e
Q
c
o
d
e
c
a
n
n
o
t
b
e
i
n
p
u
t
i
n
t
o
a
s
i
n
g
l
e
b
l
o
c
k
m
o
r
e
t
h
a
n
o
n
c
e
,
o
t
h
e
r
w
i
s
e
t
h
e
w
r
o
n
g
b
i
t
U
w
i
l
l
b
e
o
u
t
p
u
t
.
C
o
m
m
a
n
d
(
H
E
X
)
(
B
7
t
o
B
0
)
D
a
t
a
Symbol
F
u
n
c
t
i
o
n
Output timing
16 clocks
S
u
b
c
o
d
e
S
y
n
c
w
o
r
d
I
n
t
e
r
n
a
l
b
l
o
c
k
s
y
n
c
s
i
g
n
a
l
Note1) The internal block sync signal is a synchronized with a subcode sync word.
5
7
Maintenance/
Discontinued
Maintenance/Discontinued includes following four Product lifecycle stage.
(planed maintenance type, maintenance type, planed discontinued typed, discontinued type)