background image

NCN5192NGEVB

http://onsemi.com

7

Clock Generation

NCN5192 is operated on a clock signal of either

460.8 kHz, 921.6 kHz or 1.84 MHz. The NCN5192NGEVB
has two options for providing this clock signal. The first
method is by using a ceramic resonator or a crystal with the
internal oscillator. The standard populated option is a Token
ZTACC1.84MG ceramic resonator, loaded with two 27 pF
capacitors.

Alternatively, a clock signal can be provided externally

when R

37

 is removed and R

24

 is populated by a resistor of

0

W

. This signal can be provided by a microcontroller or any

other external oscillator circuit. The module uses less power
when clock signal is applied externally, as this allows the

modem to shut down the oscillator circuit. A typical current
consumption witnessed by utilizing an external oscillator is
70-100

m

A less. However, care must be taken that this

external signal has the required frequency accuracy (1%).

Duty cycle of the clock signal is specified between 40%

and 60%. No errors were observed during testing in
operation between 20% and 80% duty cycle. However,
operation on such very small or very large duty cycle is not
recommended, due to the possibility of timing errors that
may occur under specific circumstances (including, but not
limited to, temperature variations).

Figure 7. Clock Generation Circuit

(Resonator Option)

Figure 8. Clock Generation Circuit

(External Clock)

UART Interface IDC

1

Figure 9. UART Interface (IDC

1

)

Table 4. MICROCONTROLLER INTERFACE

Pin Number

Signal

Type

Description

1

RESETB

Open Drain

Reset Signal from the Voltage Supervisor, Open Drain with Pull-up, Active Low

3

CD

Output

Carrier Detect

5

RxD

Input

Receive from Microcontroller

7

TxD

Output

Transmit towards Microcontroller

9

RTSB

Input

Request to Send, Active Low

2, 10

VDD

Power

3 V Nominal

4, 6, 8

GND

Power

Ground

www.BDTIC.com/ON/

Содержание NCN5192NGEVB

Страница 1: ...g carrier detect and transmit signal shaping The NCN5192 also includes an internal 16 bit sigma delta modulation DAC for easy implementation of slave devices An SPI bus provides easy communication to...

Страница 2: ...modulator and demodulator module communicating with a UART without internal buffer as well as an internal 16 bit sigma delta DAC The NCN5192 requires some external filter components and a 460 8 kHz 92...

Страница 3: ...NCN5192NGEVB http onsemi com 3 NCN5192NGEVB DESCRIPTION Schematic Diagram BOM List Figure 2 NCN5192NGEVB Schematic www BDTIC com ON...

Страница 4: ...kW 0603 7 R15 R39 0 R 0603 2 R25 560 kW 0603 1 R26 R27 R28 R32 R35 470 kW 0603 5 R29 33 kW 0603 1 R33 680 kW 0603 1 R34 3M3 0603 1 R37 4k7 0603 1 TP5 TP6 TP7 TP8 Do Not Populate DNP 4 U1 ON Semicondu...

Страница 5: ...es an internal voltage supervisor This will guarantee correct operation of the digital circuitry during start up All that is required for using this supervisor is an external resistor divider R25 R26...

Страница 6: ...e is recommended For NCN5192NGEVB a series regulator is used with an internal reference of 1 25 V The chosen regulator has a very low supply current to optimize power usage Using a series regulator is...

Страница 7: ...70 100 mA less However care must be taken that this external signal has the required frequency accuracy 1 Duty cycle of the clock signal is specified between 40 and 60 No errors were observed during...

Страница 8: ...e 10 The skew time is measured from the initial falling edge of the start bit to the center of the 11th bit cell This 21 skew by itself is a relatively good result However there is another error sourc...

Страница 9: ...used for the implementation of a slave analog transmitter The included DAC has a Sigma Delta topology This means that the output of the DAC is constantly switching between 0 V en DACREF 3 V on the eva...

Страница 10: ...larger output range is achieved but at the cost of accuracy In non RTZ mode 16 bit accuracy will be harder to obtain To achieve maximum accuracy of the DAC it is also advised to use a separate low noi...

Страница 11: ...is a band pass filter based on a Sallen Key topology allowing only frequencies around the HART signal frequencies to pass through For a more detailed description of the filter see the user manual of A...

Страница 12: ...sistor R3 should be placed on the negative input and dimensioned to approach the impedance seen by the positive terminal The amplifier will then determine the current flowing through the loop by chang...

Страница 13: ...and range of the ADC A HART Master can have a sense resistor ranging from 230 W to 600 W Increasing the sense resistor will result in higher amplitude HART signal received but will also reduce the vol...

Страница 14: ...NCN5192NGEVB http onsemi com 14 Figure 19 Sample Master Implementation www BDTIC com ON...

Страница 15: ...surgical implant into the body or other applications intended to support or sustain life or for any other application in which the failure of the SCILLC product could create a situation where persona...

Отзывы: