
Chapter 2. Functions
2-37
The XT.SEL and OSC.SEL switches control clock signal selection.
High-speed (OSC) clock
Low-speed (XT) clock
OSC.SEL
Selected clock
XT.SEL
Selected clock
IN
Internal high-speed clock
IN
Internal low-speed clock
EXT
External high-speed clock
EXT
External low-speed clock
External high-speed (USR.OSC) and low-speed (USR.XT) clock signals must have the following
waveform.
Duty ratio: a:b = 1:1
Voltage:
e = 0.9 V ~ 5.5 V
Frequency: USR.XT
c = 60 kHz to 160 kHz
USR.OSC c = 350 kHz to 2 MHz
a
b
c
e
n
Note 1
n
_______________________________________________________________________________________________________________
In the ML63512/514, after starting the high-speed clock oscillator has been specified (by
setting the FCON ENOSC bit to 1), a period of at least 300
µ
s in RC oscillator mode and 10
ms in ceramic oscillator mode is required until the circuit enters the stable oscillation state. On
the other hand, since the oscillator is started after power is applied when the Dr.63514 in-
circuit emulator is used, the clock signal is supplied immediately when oscillator start has been
specified by setting the FCON ENOSC bit to 1.
_______________________________________________________________________________________________________________________________
n
Note 2
n
_______________________________________________________________________________________________________________
The Dr.63514 in-circuit emulator does not support the mask options related to clocks.
_______________________________________________________________________________________________________________________________
n
Note 3
n
_______________________________________________________________________________________________________________
The low-speed clock uses a signal that is created by dividing the input clock frequency by 2.
(The internal low-speed clock is 32.768kHz signal that is created by dividing 65.536kHz signal
by 2.) Therefore, be sure to supply a clock whose frequency is twice the desired frequency
when providing from external low-speed clock.
_______________________________________________________________________________________________________________________________
n
Note 4
n
_______________________________________________________________________________________________________________
The operating voltage of the XT.OUT and OSC.OUT pins is +5 V.
_______________________________________________________________________________________________________________________________
Содержание Dr.63514
Страница 4: ...Table of Contents...
Страница 7: ...Preface...
Страница 15: ...Chapter 1 Overview...
Страница 22: ...Chapter 2 Functions...
Страница 69: ...Chapter 3 Setting Up and Starting Up...
Страница 76: ...Chapter 4 Additional Usage Notes...
Страница 88: ...Appendices...
Страница 94: ...Appendices A 7 black brown red orange yellow green blue purple Figure A 4 Probe cable layout...