
NXP Semiconductors
UM11758
UJA1169A evaluation boards
2.5 LIMP output
The LIMP pin can be accessed on top-side connector J3. It is targeted at applications
that need a ‘limp home’ feature in the event of serious ECU failure. LIMP is an open-drain
low-side output. It can be biased to an application-specific voltage level, such as via a
pull-up resistor to BAT in the evaluation setup.
Red LED D4, connected in series with resistor R5, turns on when LIMP is triggered.
UJA1169A
UJA1169Ax-EVB
LIMP (pin 11)
J3-14: connect to limp home signal
Table 8. VEXT connection
aaa-045552
UJA1169A
J3
LIMP(p11)
LIMP
R5
1 kΩ
D4
LED
BAT
Figure 12. LIMP circuitry
UM11758
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2022. All rights reserved.
User manual
Rev. 1 — 19 April 2022
12 / 39