![NXP Semiconductors TWR-K70F120M Скачать руководство пользователя страница 11](http://html.mh-extra.com/html/nxp-semiconductors/twr-k70f120m/twr-k70f120m_user-manual_1721908011.webp)
TWR-K70F120M Tower Module User's Manual
Page 11 of 25
2.3.1
RTC VBAT
The Real Time Clock (RTC) module on the K70 has two modes of operation, system power-up and
system power-down. During system power-down, the RTC is powered from the backup power supply,
VBAT. The TWR-K70F120M provides a battery holder for a coin cell battery that can be used as the
VBAT supply. The holder can accept common 20mm diameter 3V lithium coin cell batteries (e.g. 2032,
2025). Refer to the description J17 in Table 5 “TWR-K70F120M Jumper Table” for more information.
2.4
Debug Interface
There are two debug interface options provided: the on-board OSJTAG circuit and an external Cortex
Debug+ETM connector.
2.4.1
OSJTAG
An on-board MC9S08JM60 based Open Source JTAG (OSJTAG) circuit provides a JTAG debug interface
to the K70FN1M0. A standard USB A male to Mini-B male cable (provided) can be used for debugging
via the USB connector, J13. The OSJTAG interface also provides a USB to serial bridge. Drivers for the
OSJTAG interface are provided in the
P&E Micro Kinetis Tower Toolkit
(available on the included DVD).
2.4.2
Cortex Debug+ETM Connector
The Cortex Debug+ETM connector is a 20-pin (0.05") connector providing access to the SWD, SWV,
JTAG, cJTAG, EzPort and ETM trace (4-bit) signals available on the K70 device. The pinout and K70 pin
connections to the debug connector, J11, is shown in Table 1Table 1.
NOTE: The TRACE_CLKOUT signal is not connected to the debug connector by default. In order to use
trace functionality R137 should be populated and R138 and R11 should be removed.
Table 1.
Cortex Debug+ETM Connector Pinout
Pin
Function
TWR-K70F120M Connection
1
VTref
3.3V MCU supply (P3V3_MCU)
2
TMS / SWDIO
PTA3/SCI0_RTS_b/FTM0_CH0/JTAG_MS/SWD_DIO
3
GND
GND
4
TCK / SWCLK
PTA0/SCI0_CTS_b/FTM0_CH5/JTAG_CLK/SWD_CLK/EZP_CLK
5
GND
GND
6
TDO / SWO
PTA2/SCI0_TX/FTM0_CH7/JTAG_DO/TRACE_SWO/EZP_DO
7
Key
―
8
TDI
PTA1/SCI0_RX/FTM0_CH6/JTAG_DI/EZP_DI
9
GNDDetect
PTA4/FTM0_CH1/MS/NMI_b/EZP_CS_b
10
nRESET
RESET_b
11
Target Power
5V supply (via J12)
12
TRACECLK
PTA6/FTM0_CH3/TRACE_CLKOUT
13
Target Power
5V supply (via J12)
14
TRACEDATA[0]
PTA10/FTM2_CH0/FTM2_QD_PHA/TRACE_D0
15
GND
GND
16
TRACEDATA[1]
PTA9/FTM1_CH1/FTM1_QD_PHB/TRACE_D1
17
GND
GND