National Semiconductor ADS54J69, Руководство пользователя

Страница: 6 / 21

Quick Start Guide
www.ti.com
6 SLAU662B – January 2016 – Revised May 2016
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
ADS54J69EVM
2.2.2 ADS54J69EVM Setup
Next, setup the ADS54J69EVM using the following:
1. Connect the included 5-V power supply cable to connector J9 of the EVM. Connect the red wire to +5
VDC ±0.1 VDC of a power supply rated for at least 3 A. Connect the black wire to GND of the power
supply.
2. Turn on the 5-VDC power supply. The power draw should be around 0.66 A. When the board is
configured, it will draw approximately 1.12 A.
3. Connect one end of the included mini-USB cable to a host computer and the other end to the USB
connector J8, located on the backside of the board.
4. Set an analog input signal generator for 170 MHz, and about +15 dBm of power.
5. Place a narrow pass-band bandpass filter at the output of the signal generator to remove noise and
harmonics.
6. Connect the output of the filter to SMA connector AINP (J2) of the EVM.
2.3 Software Setup Procedure
The software can be opened and configured once the hardware is properly setup.
2.3.1 ADS54J69 GUI Configuration for Decimate-by-2 Low Pass Filter Mode
1. Open the ADS54Jxx EVM GUI by going to Start Menu → All Programs → Texas Instruments ADCs →
ADS54Jxx EVM GUI .
2. Verify that the green USB Status indicator is lit in the top right corner of the GUI. If it is not lit, click the
Reconnect USB button and check the USB Status indicator again. If it is still not lit, then verify the EVM
is connected to the computer through the included mini-USB cable.
3. Click on the Low Level View tab then click the Load Config button.
4. Navigate to C:\Program Files(86)\Texas Instruments\ADS54Jxx EVM GUI\Configuration Files , select
the file called LMK_Config_Onboard_983p04_MSPS.cfg , then click OK . This programs the LMK04828
to provide a 983.04 MHz clock to the ADC.
5. Verify that the LMK04828 phase lock loop (PLL) is locked by checking that the PLL2 LOCKED LED
(D2) is lit.
6. Once the LMK04828 PLL is locked, press SW1 ( ADC RESET ) to provide a hardware reset to the ADC.
This switch is located on the bottom left of the EVM.
7. In the Low Level View tab, click Load Config . Select the file called
ADS54J69_2x_dec_lowpass_4222.cfg and click OK . The ADS54J69EVM is now configured for
decimation by 2 and using 4 JESD204B lanes.