5
http://www.national.com
This Evaluation Board is configured to use the internal
reference.
4.3 ADC clock circuit
Care must be taken to provide a high quality low jitter
clock source. The board is configured to accept a single
ended sinusoidal. It converts the sine wave to a
differential signal through transformer T4. Refer to the
schematic for more detail.
4.4 Power Supply Connections
Power is applied to the board through power connectors
P1 – P4. Care must be taken to observe the correct
polarity.
5.0 Installing the ADC16DV160 Evaluation Board
The evaluation board requires a dual power supplies as
described in
Section 4.4
.
NOTE: power to the
WaveVision5 Data Capture Board should be applied
before power to the ADC16DV160 Evaluation Board
to insure that the FPGA on the WaveVision5 Data
Capture Board is not damaged.
A low noise sinusoidal
signal source should be connected to the Clock Input
SMA connector J4. An appropriate signal source should
be connected to the Signal Input SMA connector J2.
When evaluating dynamic performance, an appropriate
signal generator (such as R&S SMA-100A) with 50 Ohm
source impedance should be connected to the Analog
Input connector through an appropriate bandpass filter as
even the best signal generator available can not produce
a signal pure enough to evaluate the dynamic
performance of an ADC.
If this board is used in conjunction with the the
WaveVision5™ Data Capture Board and WaveVision5™
software, a USB cable must be connected between the
Data Capture Board and the host. See the
WaveVision5™ Data Capture Board manual for details.
