![background image](http://html1.mh-extra.com/html/national-instruments/pxie-5665/pxie-5665_getting-started-manual_3614210018.webp)
Table 5.
Device Front Panel Icon Definitions
Refer to the user documentation for required maintenance measures to ensure user
safety and/or preserve the specified EMC performance.
The signal pins of this product's input/output ports can be damaged if subjected to
ESD. To prevent damage, turn off power to the product before connecting cables and
employ industry-standard ESD prevention measures during installation, maintenance,
and operation.
Table 6.
PXIe-5622 IF Digitizer Module Front Panel Connectors
Connector
Use
IF IN
Connects to the IF OUT connector on the PXIe-5603 or PXIe-5605 RF
downconverter module front panel.
This connector is the input terminal for a frequency-translated IF waveform
from the PXIe-5603 or PXIe-5605 RF downconverter for digitization and
measurement.
CLK IN
Connects to the 100 MHz REF OUT connector on the PXIe-5653 LO source
module.
This connector is the input terminal for the Reference Clock or Sample Clock.
CLK IN is an SMA connector with an input impedance of 50 Ω (nominal). The
sine wave peak-to-peak input amplitude range is 0.63 V to 2.8 V (0 dBm to
+13 dBm). The square wave peak-to-peak input amplitude range is 0.25 V to
2.8 V. The maximum peak-to-peak reference signal level is 6.3 V (+20 dBm) or
damage can occur.
CLK OUT This connector is the output terminal for the PXIe-5622 Reference Clock or
Sample Clock. CLK OUT is an SMA connector with an output impedance of
50 Ω (nominal). The output power delivered to a 50 Ω load is >10 dBm.
PFI 1
Receives a digital trigger from an external source. PFI 1 is an SMB connector
and has an absolute voltage rating of
‑
3.3 V to +8 V.
PXIe-5665 Getting Started Guide
|
© National Instruments
|
17
Содержание PXIe-5665
Страница 1: ...PXIe 5665...