National Instruments PC-DIO-96/PnP, Руководство пользователя

Страница: 135 / 136

Index
PC-DIO-96/PnP User Manual I -7
©
National Instruments Corporation
mode 1 strobed output, D-17 to D-20
control word written to CNFG
Register (figure),
D-17 to D-18
Port C pin assignments
(figure), D-19
Port C status-word bit
definitions for output, D-18
programming example,
D-19 to D-20
mode 2 operation
bidirectional bus, D-21 to D-24
control word written to CNFG
Register, D-21
Port C pin assignments
(figure), D-23
Port C status-word bit
definitions, D-22
programming example,
D-23 to D-24
purpose and use, D-12
single-bit reset feature, D-12
compared with other software
applications, 1-5
interrupt handling, D-35 to D-36
overview, D-1 to D-2
registers
82C53 Register Group
control-word formats (figure), D-7
description, D-6 to D-7
82C55A Register Group
control word formats (figure), D-5
description, D-4 to D-6
Port C set/reset control words
(table), D-6
Interrupt Control Register Group,
D-7 to D-10
Interrupt Control Register 1,
D-8 to D-9
Interrupt Control Register 2, D-10
overview, D-7
register map, D-2 to D-3
reset
Port C set/reset control words (table), D-6
single-bit reset feature, D-12
S
signal connections, 3-1 to 3-16
cable assembly connectors, 3-4 to 3-6
pins 1-50 (figure), 3-5
pins 51-100 (figure), 3-6
digital I/O power-up state selection
high DIO power-up state, 3-9 to 3-10
low DIO power-up state,
3-11 to 3-12
digital I/O signal connections, 3-7 to 3-8
specifications, 3-7
typical I/O connections (figure), 3-8
exceeding maximum ratings
(warning), 3-1
I/O connector pin assignments
(figure), 3-2
Port C pin assignments, 3-4
power connections, 3-9
signal descriptions (table), 3-8
timing specifications, 3-12 to 3-16
mode 1 input timing, 3-14
mode 1 output timing, 3-15
mode 2 bidirectional timing, 3-16
signals (table), 3-13
single-bit reset feature, 82C55A
Programmable Peripheral Interface, D-12
software programming choices, 1-3 to 1-5
LabVIEW and LabWindows/CVI
application software, 1-3
NI-DAQ driver software, 1-3 to 1-4
register-level programming, 1-5
specifications
digital I/O, A-1 to A-2
digital logic levels, A-1
environment, A-2
physical, A-2
power requirements, A-2
transfer rates, A-2