![background image](http://html.mh-extra.com/html/national-instruments/ni-pci-5105/ni-pci-5105_calibration-procedure_710203015.webp)
15
|
ni.
c
o
m
|
N
I 5105
Cali
br
at
ion
P
rocedu
re
Table 5.
NI 5105 Vertical Offset Accuracy Limits
Iteration
Max Input
Frequency
(MHz)
Range (V)
Input
Impedance
(Ohms)
Calibration Test Limits (V)
Published Specification (V)
PXI/PXIe-5105
PCI-5105
PXI/PXIe-5105
PCI-5105
1
60
0.05
50
±0.00055
±0.0015
±0.000725
±0.001525
2
60
0.20
50
±0.0009
±0.0018
±0.0011
±0.0019
3
60
1.00
50
±0.0026
±0.0034
±0.0031
±0.0039
4
60
6.00
50
±0.0108
±0.0134
±0.0156
±0.0164
5
60
0.05
1,000,000
±0.00055
±0.0015
±0.000725
±0.001525
6
60
0.20
1,000,000
±0.0009
±0.0018
±0.0011
±0.0019
7
60
1.00
1,000,000
±0.0026
±0.0034
±0.0031
±0.0039
8
60
6.00
1,000,000
±0.0108
±0.0134
±0.0156
±0.0164
9
60
30.00
1,000,000
±0.0606
±0.0614
±0.0756
±0.0764
10
24
0.05
50
±0.00055
±0.0015
±0.000725
±0.001525
11
24
0.20
50
±0.0009
±0.0018
±0.0011
±0.0019
12
24
1.00
50
±0.0026
±0.0034
±0.0031
±0.0039
13
24
6.00
50
±0.0108
±0.0134
±0.0156
±0.0164
14
24
0.05
1,000,000
±0.00055
±0.0015
±0.000725
±0.001525
15
24
0.20
1,000,000
±0.0009
±0.0018
±0.0011
±0.0019
16
24
1.00
1,000,000
±0.0026
±0.0034
±0.0031
±0.0039