NAD C715, Руководство по обслуживанию

Страница: 40 / 68

Signal Name Shared Signal Pin # Type Description – TCC760
XD[3:0] 128:125
NCS[3:0] ND_nOE[3:0] / GPIO_B[5:2] 50:47 I/O
External Bus Chip Select [3:0] / NAND Flash Output Enable
[3:0] / GPIO_B[5:2]
ND_nWE GPIO_B[7] 57 I/O NAND flash WE. Active low. / GPIO_B[7]
nWE 58 I/O Static Memory Write Enable signal. Active low.
nOE 59 I/O Static Memory Output Enable signal. Active low.
READY 73 I Ready information from external device.
USB/UART/IrDA Interface Pins
USB_DP GPIO_B[26] 51 I/O USB Function D+ signal / GPIO_B[26]
USB_DN GPIO_B[27] 52 I/O USB Function D- signal / GPIO_B[27]
USBH_DP GPIO_B[28] 53 I/O USB Host D+ signal / GPIO_B[28]
USBH_DN GPIO_B[29] 54 I/O USB Host D- signal / GPIO_B[29]
UT_TX GPIO_B[8] / SD_nCS 60 I/O
UART or IrDA TX data / GPIO_B[8] / DDR SDRAM Chip
Select
UT_RX GPIO_B[9] / IDE_nCS1 61 I/O UART or IrDA RX data / GPIO_B[9] / IDE Chip Select 1
Audio Interface Pins
BCLK GPIO_B[21] / BM[0] 62 I/O I2S Bit Clock / GPIO_B[21] / Boot Mode Bit 0
LRCK GPIO_B[22] / BM[1] 63 I/O I2S Word Clock / GPIO_B[22] / Boot Mode Bit 1
MCLK GPIO_B[23] 66 I/O I2S System Clock / GPIO_B[23]
DAO GPIO_B[24] / BM[2] 67 I/O
I2S Digital Audio data Output / GPIO_B[24] / Boot Mode
Bit 2
DAI GPIO_B[25] 68 I/O I2S Digital Audio data Input / GPIO_B[25]
CD DSP Interface Pins
CBCLK GPIO_A[1] 105 I/O CD Data Bit Clock Input / GPIO_A[1]
CLRCK GPIO_A[2] 106 I/O CD Data Word Clock Input / GPIO_A[2]
CDAI GPIO_A[3] 107 I/O CD Data Input / GPIO_A[3]
External Interrupt Pins
EXINT[3] GPIO_A[15] 124 I/O External Interrupt Request [3] / GPIO_A[15]
EXINT[2:0] GPIO_A[14:12] / FGPIO[14:12] 123:121 I/O External Interrupt Request [2:0] / GPIO_A[14:12] / FGPIO[14:12]
Camera Interface Pins
CISHS GPIO_D[17] 92 I/O Horizontal Sync. Input / GPIO_D[17]
CISVS GPIO_D[16] 91 I/O Vertical Sync. Input / GPIO_D[16]
CISCLK GPIO_D[15] 90 I/O Clock Input / GPIO_D[15]
CISD[7:4]
CISD[3:0]
GPIO_D[21:18]
GPIO_A[3:0]
96:93
107:104
I/O Data Input[7:0] / GPIO_D[21:18], GPIO_A[3:0]
General Purpose I/O Pins
GPIO_A[15] EXINT[3] 124 I/O GPIO_A[15] / External Interrupt 3
GPIO_A[14:12] EXINT[2:0] / FGPIO[14:12] 123:121 I/O GPIO_A[15:12] / External Interrupt 3 ~ 0 / Fast GPIO bits 14 ~ 12
GPIO_A[11]
GPIO_A[10]
GPIO_A[9] / BW[1]
GPIO_A[8] / BW[0]
SDI2 / FGPIO[11] / SCL
FRM2 / FGPIO[10] / SDA
SCK2 / FGPIO[9] / SCL
SDO2 / FGPIO[8] / SDA
118:115 I/O
GPIO_A[11:8] / Bus Width bits 1 ~ 0 / General Purpose Serial I/O 2
Fast GPIO bits 11 ~ 8 / I2C signals.
The status of BW[1:0] is latched at the rising edge of nRESET and
used to determine external bus width. Refer to section “MEMORY
CONTROLLER” for BW[1:0] description.
GPIO_A[7:4]
SDI1 / FGPIO[7]
FRM1 / FGPIO[6]
SCK1 / FGPIO[5]
SDO1 / FGPIO[4]
114
113
111
108
I/O GPIO_A[7:4] / General Purpose Serial I/O 1 / Fast GPIO bits 7 ~ 4
GPIO_A[3:1]
SDI0 / CDAI / FGPIO[3]
FRM0 / CLRCK / FGPIO[2]
SCK0 / CBCLK / FGPIO[1]
107:105 I/O
GPIO_A[3:1] / General Purpose Serial I/O 0 / CD Interface Signals /
Fast GPIO bits 3 ~ 1
2
- 29