background image

AN017 

5

 

  

Figure 2 

 

 
An alternate method to look at phase margin is to step the output load and monitor the 
response of the system to the transient. Filtering may be required to remove switching 
frequency components of the signal to make the small transients more visible. Any filter 
used for this measurement must be carefully designed such that it will not alter the signal of 
interest. A well behaved loop will settle back quickly and smoothly (Figure 3-C) and is 
termed critically damped. A loop with low phase margin will ring as it settles (Figure 3-B) 
under damped. A loop with high phase margin will take longer to achieve the setpoint 
(Figure 3-A) over damped. The number of rings indicates the degree of stability, and the 
frequency of the ringing shows the approximate unity-gain frequency of the loop. The 
amplitude of the signal is not particularly important, as long as the amplitude is not so high 
that the loop behaves nonlinearly. This method is easy to implement in labs not equipped 
with network analyzers, but it does not indicate gain margin or evidence of conditional 
stability. In these situations, a small shift in gain or phase caused by production tolerances or 
temperature could cause instability even though the circuit functioned properly in 
development. 
 
 
 

 

  

  

 

 

Figure 3-A 

Figure 3-B 

Figure 3-C 

 

-80

-60

-40

-20

0

20

40

60

80

-200

-150

-100

-50

0

50

100

150

200

10

2

10

3

10

4

10

5

10

6

10

7

TR

1/

dB

TR2/

°

f/Hz

TR1: Mag(Gain)

TR2: Phase(Gain)

Gain Margin

 

Phase Margin

Содержание MSK5031

Страница 1: ...om which to evaluate new designs with ample real estate to make changes and evaluate results Evaluation early in the design phase reduces the likelihood of excess ripple instability or other issues from becoming a problem at the application PCB level This application note is intended to be used in conjunction with the MSK5031 data sheet and the LT3480 data sheet Reference those documents for addit...

Страница 2: ...ut Voltage Programming VOUT VFB 1 R1 R2 R1 R2 VOUT VFB 1 Given VREF 0 79V Typ Factory Configuration R1 8 98K R2 10 0K VOUT 0 79 1 8 98K 10 0K 1 499V Switching Frequency Programming The operating frequency is programmed by the value of RT The value for RT will vary from 187k at 200 kHz to 8 66k at 2 4 MHz based on the application requirements Higher operating frequencies require smaller inductor an...

Страница 3: ... overall efficiency Connect a capacitor between Boost and SW to store a charge A boost pin voltage of at least 2 3V relative to the SW pin is required throughout the on time of the switch to guarantee that it remains saturated Capacitor C2 and an internal boost Schottky diode are used to generate a boost voltage that is higher than the input voltage In most cases a 0 22μF capacitor will work well ...

Страница 4: ...sure that it is stable and tolerant of all these variations Phase margin and gain margin are measures of stability in closed loop systems Phase margin indicates relative stability and whether or not there is a tendency to oscillate during its damped response to an input change such as a step function Moreover the phase margin measures how much phase variation is needed at the gain crossover freque...

Страница 5: ... setpoint Figure 3 A over damped The number of rings indicates the degree of stability and the frequency of the ringing shows the approximate unity gain frequency of the loop The amplitude of the signal is not particularly important as long as the amplitude is not so high that the loop behaves nonlinearly This method is easy to implement in labs not equipped with network analyzers but it does not ...

Страница 6: ...he lowest synchronized frequency Reference the PGOOD pin description It is important to note that slope compensation is set by the RT value When the sync frequency is much higher than the one set by RT the slope compensation will be significantly reduced which may require a larger inductor value to prevent subharmonic oscillation PGOOD Pin The PGOOD pin is an open collector output driven by a comp...

Страница 7: ...ESR by choosing a different capacitor or placing more capacitors in parallel For very low ripple an additional LC filter in the output may be a more suitable solution Re compensation of the loop may be required if the output capacitance is altered The output contains very narrow voltage spikes caused by the parasitic inductance of C5 Ceramic capacitors C6A and B remove these spikes on the demo boa...

Страница 8: ...converter is limited by the maximum switch current rating This current rating is at least 3 5A for lower duty cycles and decreases linearly to 3 0A at a duty cycle of 0 8 for the MSK5031 Figure 5 Maximum output current is then reduced by one half peak to peak inductor current IMAX IP VOUT VIN VOUT 2 L f VIN Example given VOUT 5V VIN 8V DC 5 8 0 625 L 4 7µH IP 3 2A Figure 5 IMAX 3 2A 5V 8V 5V 2 4 7...

Страница 9: ... Default Switching Frequency Vin 5 0V IOUT 1 0A kHz 781 Output Ripple Voltage Vin 5 0V IOUT 1 0A mVp p 7 Line Regulation 5V Vin 15V IOUT 1 0A 0 04 Load Regulation Vin 5 0V IOUT 5A to 2 0A 0 09 Efficiency Vin 5 0V IOUT 1 0A 72 4 Gain Margin Vin 5 0V IOUT 2 0A dB 32 4 Phase Margin Vin 5 0V IOUT 2 0A Deg 81 6 MSK5031 Evaluation Board PCB Layout Artwork Top Side Bottom Side ...

Страница 10: ... C5B 47 uF Low ESR tantalum AVX TAZF476K010L CWR29FC476K C5C NP C5D NP C5E NP C5F NP C6A 1210 Ceramic cap 1 0uF AVX 12101C105K C6B 8050 Ceramic cap 0 1uF AVX 08051C104K C7 8050 Ceramic Cap 150pF AVX 08055A151K C8 8050 Ceramic Cap 0 015uF AVX 08055C153K C9 NP C10 NP C11 NP R1 Resistor 8 98K 1 8W R2 Resistor 10 0K 1 8W R3 Resistor 18 2K 1 8W R4 Resistor 20Ω 1 8W R5 Resistor 40 2K 1 8W R6 Resistor 49...

Отзывы: