background image

SA.45s Chip-Scale Atomic Clock

SA.45s CSAC User Guide Revision D

12

3.3.9

1PPS Disciplining

A high-resolution phase meter is implemented within the CSAC for improved synchronization (<100 ns) 
as well as for frequency calibration of the CSAC. The phase meter measures the time difference between 
the internal CSAC 1PPS (pin 10) and the externally applied reference 1PPS (pin 9). The phase meter 
measures the relative phase between the CSAC and the reference once per second with a resolution of 
450 ps.

Based on the measurements of the phase meter, the disciplining algorithms adjust the CSAC's 
microwave synthesizer through the digital tuning value (

, observed from the telemetry string). 

steer

The algorithm will simultaneously steer both the phase and frequency to that of the external reference, 
ultimately achieving accuracies of <5 ns and 5 × 10  , respectively. Note that, unlike the 

 and 

 

–13

!FA

!FD

commands, there is no software limitation upon the value of steer.

Disciplining can be enabled/disabled through bit 4 (0x0010) in the mode register (see 

"Set/Clear 

). The time constant of the steering algorithm is user selectable 

Operating Modes (M)" (see page 24)

through the ID command (see 

).

"Set 1PPS Disciplining Time Constant (D)" (see page 25)

Note: Both mode setting and time constant are non-volatile, that is, preserved across power cycles.

Prior to the onset of steering, the disciplining algorithms first perform an initialization sequence in which 
the variables of the steering algorithm are reset to defaults and a 1PPS synchronization operation (see 

) is executed to bring the 1PPS output within 100 ns of the 

"1PPS Synchronization (S)" (see page 25)

reference, thereby avoiding large frequency excursions. Initialization is performed when Disciplining is 
first enabled in the mode register and, in the case where Disciplining is already enabled after the CSAC 
achieves frequency lock (BITE = 0, status = 0).

In the event that the 1PPS reference is removed from pin 9 while Disciplining, the CSAC remains in 
holdover and preserves the most recent steering value. If the 1PPS reference subsequently reappears, 
Disciplining continues where it left off, without reinitializing. The notable exception to this is the case in 
which the CSAC 1PPS has drifted significantly in phase (>1 μs) from the reference 1PPS during the 
outage. In this case a synchronization is performed, though the Disciplining variables are not 
reinitialized.

If it is necessary to force re-initialization of the disciplining variables, perhaps because the reference 
source is subsequently deemed untrustworthy and subsequently recovers, this can be accomplished by 
disabling and re-enabling Disciplining in the mode register (see 

"Set/Clear Operating Modes (M)" (see 

).

page 24)

When Disciplining is enabled, the most recent phase meter measurement, rounded to the nearest 
nanosecond, is reported in the standard telemetry (see 

). The sign 

"Telemetry (6 and ^)" (see page 20)

of the reported value reflects the measurement of (1PPS_EXT–1PPS_CSAC), that is, if the CSAC 1PPS 
rising edge occurs after the external 1PPS rising edge, then the sign is negative.

The status of Disciplining is indicated by the 

 parameter in the telemetry. DiscOK = 0 upon 

DiscOK

startup. DiscOK = 1 when magnitude of phase measurement is less than phase threshold (see 

"Set 1PPS 

) for two time constants of duration. 

Phase Threshold for Discipline Status OK Check (m)" (see page 27)

DiscOK = 2 when in holdover (disciplining enabled but no 1PPS present).

Note: Automatic Synchronization mode (see 

) and 

"Automatic Synchronization" (see page 11)

Disciplining mode are mutually exclusive. Enabling either in the mode register disables the other.

In CSACdemo, enabling/disabling Disciplining and setting the discipline time constant are both 
accomplished on the 1PPS panel, accessible from the View menu (See 

). To 

Figure 7 (see page 11)

modify the discipline time constant, enter the new value in the field (10–10000) and click

.

Apply Changes

Содержание SA.45s

Страница 1: ...User Guide SA 45s Chip Scale Atomic Clock...

Страница 2: ...Interface and Mounting Considerations 4 3 2 5 Recommended Operating Characteristics 5 3 3 Functional Description 6 3 3 1 Principle of Operation 6 3 3 2 Start Up Sequence 7 3 3 3 Built In Test Equipme...

Страница 3: ...CSAC on the Test Fixture 31 3 5 4 Cabling 31 3 5 5 CSACdemo Software Installation 31 3 5 6 CSACdemo Operation 31 3 6 Data Acquisition with CSACdemo 34 3 7 Design Guide 35 3 7 1 The Art of Disciplinin...

Страница 4: ...blished in August 2017 It was updated to clarify frequency steering and other edits per EC12643 1 2 Revision C Revision C was published in July 2016 It was updated to reflect 1 08 and 1 09 firmware im...

Страница 5: ...ath Caution To avoid personal injury do not disregard cautions All cautions use this symbol Cautions are installation operation or maintenance procedures practices conditions or statements that if not...

Страница 6: ...bility of atomic clock technology while achieving true breakthroughs in reduced size weight and power consumption The small size less than 17 cc and low power consumption of the CSAC less than 125 mW...

Страница 7: ...ions All ratings apply at 25 C unless otherwise noted Table 1 Absolute Maximum Ratings Parameter Rating Supply voltage V CC 0 V 4 1 V Analog tuning voltage 0 V VCC Maximum current draw 1PPS input RS23...

Страница 8: ...following table Table 3 Recommended Operating Characteristics PIN Function Level Reference Section 1 Analog tuning input1 0 V 2 5 V Analog Tuning section see page 14 4 Built in test equipment BITE 2 L...

Страница 9: ...ded on the CSAC output pin 12 In normal operation the frequency of the TCXO is continuously compared and corrected to ground state hyperfine frequency of the cesium atoms contained in the physics pack...

Страница 10: ...save CSAC set points to memory Otherwise upon the next power up the unit may go in to a mode of operation where it re acquires all of its set points warm up time will then be out of specification 3 3...

Страница 11: ...y 1 10 Steering commands may be entered as either absolute steers or as 12 FA relative steers In the case of an absolute steer the contents of the steer register are replaced FD with the new value In...

Страница 12: ...n the next polling update to indicate the internal correction of 100 10 12 The following screen shot shows an example of relative frequency tuning after absolute steer is reset to 0 In this example ea...

Страница 13: ...output reflects that of the RF output Consequently when unlocked BITE 1 status 0 the 1PPS stability reflects that of the free running TCXO 3 3 8 1PPS Synchronization The 1PPS output is synchronous wit...

Страница 14: ...cting a reference 1PPS signal to pin 9 without needing to issue the RS232 synchronization command Automatic synchronization can be enabled disabled through bit 3 0x0008 in the mode register see Set Cl...

Страница 15: ...s frequency lock BITE 0 status 0 In the event that the 1PPS reference is removed from pin 9 while Disciplining the CSAC remains in holdover and preserves the most recent steering value If the 1PPS ref...

Страница 16: ...he actual phase measurement that is if the CSAC is disciplined with 50 ns of compensation the phase meter reports 50 ns of phase error Compensation is set with the command see DC Set 1PPS Disciplining...

Страница 17: ...applied at pin 1 and the resultant steering are reported in the standard telemetry stream see The tuning voltage input Telemetry 6 and see page 20 range is 0 VDC 2 5 VDC which corresponds to a full sc...

Страница 18: ...ed to standard mode For example if the atomic clock portion is only powered on for 5 minutes out of every hour 2 minutes for lock acquisition 3 minutes of run time then the time averaged power of the...

Страница 19: ...during sleep and unlocked cycles though steering information is preserved and updated across wake cycles Frequency Steering commands may be entered when the CSAC is asleep or unlocked but do not affec...

Страница 20: ...mode may be enabled disabled through bit 2 0x0004 in the mode register see Phase Measurement mode Automatic Set Clear Operating Modes M see page 24 Synchronization and Disciplining are all mutually ex...

Страница 21: ...e register see When enabled Set Clear Operating Modes M see page 24 the checksum is required for all input commands and is present on all replies from the CSAC The checksum is a two byte ASCII represe...

Страница 22: ...d send in Checksum mode In MA CRLF MA 0C CRLF the following table we convert and to their binary equivalents and calculate the XOR in the bottom M A row The corresponding hexadecimal value of that XOR...

Страница 23: ...r discipline status OK check m CRLF Set 1PPS Phase Threshold for Discipline Status OK Check m section see page 27 Set report 1PPS Out Pulse width as multiple of default width CRLF Set 1PPS Out Pulse W...

Страница 24: ...tions 16 bits unsigned 3 digits precision 9 characters max Temp Unit temperature C Absolute accuracy is 2 C 16 bits unsigned 2 digits precision 8 characters max Steer Frequency adjust In 10 resolution...

Страница 25: ...To avoid this it is recommended to always allow CSAC to remain powered on for 102 seconds after it acquires LOCK 102 seconds is the minimum amount of time necessary to save CSAC set points to memory t...

Страница 26: ...d FA 123000 CRLF Unit response Steer 123 CRLF Example apply delta tuning correction of 1 23 10 10 Command FD 123000 CRLF Unit response Steer 246 CRLF Example report current value of steer Command F CR...

Страница 27: ...og tuning a 0x0002 Reserved 0x0004 M 1PPS phase measurement only available on firmware versions 1 08 and later m 0x0008 S 1PPS auto sync s 0x0010 D Discipline d 0x0020 U Ultra Low Power mode u 0x0040...

Страница 28: ...time constant can range between 10 to 10000 seconds The 1PPS disciplining time constant is set with the command The format for setting the time constant is D DX CRLF where X is the new time constant...

Страница 29: ...minutes wake time 5 minutes Command U3300 300 CRLF Response 3300 300 CRLF The allowed ranges of Sleep Time and Wake Time are 1800 seconds to 65535 seconds and 10 seconds to 65535 seconds respectively...

Страница 30: ...m The 1PPS phase threshold for discipline status OK check when disciplining to an externally supplied 1PPS reference source may be configured to provide optimal performance in a given application For...

Страница 31: ...cted frequency option for RF output pin 12 When RF output frequency of 10 MHz option 001 is selected then the 1PPS out pulse width default is 100 microseconds while for other RF output frequency optio...

Страница 32: ...for CRLF 3 5 Developer s Kit The CSAC Developer s Kit includes all of the necessary hardware and cabling to facilitate validation of performance brass board demonstrations and software interface deve...

Страница 33: ...Developer s Kit RS232 Connection DB9M The evaluation board provides a level shifter U3 which converts the CSAC 0 VDC 3 3 VDC serial interface to the RS232 standard 12 V for direct interface with a PC...

Страница 34: ...1PPS Connect either or both of these to your test equipment frequency counter spectrum analyzer and so on 3 5 5 CSACdemo Software Installation The Microsemi CSACdemo software part number 084 00365 000...

Страница 35: ...tatus bar may also indicate the source of the communication failure If the COM port is in use by another application the status bar reports RS232 open failed otherwise it will likely indicate Instrume...

Страница 36: ...on then off once again During acquisition the Unit Status field in the lower right corner of CSACdemo will proceed through the stages corresponding to the values of the Status register see Table 7 St...

Страница 37: ...d the contrast is comfortably above 1000 3 6 Data Acquisition with CSACdemo For long term monitoring of the CSAC select the panel from the menu see Options File Figure 12 see page 19 Choose a polling...

Страница 38: ...ibrate the CSAC frequency in the field even if a reference source is only occasionally or sporadically available thereby improving the long term performance phase and frequency drift of the CSAC At th...

Страница 39: ...minates for 5000 seconds and the superior GPS stability dominates for 5000 seconds On the other hand consider the case where the CSAC is disciplined to a high performance cesium clock which is more st...

Страница 40: ...nd therefore produces little heat Furthermore the external parts of CSAC are mu metal 80 nickel which is a poor thermal conductor 1 5 that of aluminum There is no useful thermal path from the inside c...

Страница 41: ...e signal as needed by the user VCC for the UHS inverter is supplied with a resistor divider and Darlington pair to provide a good filter for removing 50 Hz 60 Hz AC line noise However caution must be...

Страница 42: ...anges mode register format where x is an Mx alphabetical character in list below causes an NVRAM write RS232 Communications Checksum on off vs MC Mc External oscillator on off vs MZ Mz PPS auto sync o...

Страница 43: ...y to independently determine suitability of any products and to test and verify the same The information provided by Microsemi hereunder is provided as is where is and with all faults and the entire r...

Страница 44: ...Mouser Electronics Authorized Distributor Click to View Pricing Inventory Delivery Lifecycle Information Microchip 990 00123 000...

Отзывы: