MIC23356 Internal Registers
2018 Microchip Technology Inc.
DS50002834A-page 36
bit 0
EN_CON:
Enable Control bit
0
= Off
1
= On
REGISTER C-1:
CTRL1 – CONTROL REGISTER (ADDRESS 0X00) (CONTINUED)
REGISTER C-2:
CTRL2 – OUTPUT CONTROL REGISTER (ADDRESS 0X01)
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
DIS_100PCT
FPWM
OT_LATCH
PULLDN
SLEW_RATE
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
RC = Read-then-clear bit
bit 7
DIS_100PCT:
Disable 100% Duty Cycle bit
0
= 100% DC
1
= Disable 100% DC
bit 6
FPWM:
Force PWM bit
0
= HLL
1
= FPWM
bit 5
OT_LATCH:
Overtemperature Latch bit
0
= Latch Off Immediately
1
= Latch Off after 4 OT Cycles
bit 4
PULLDN:
Enable/Disable Regulator Pull-Down When Power Down bit
0
= No Pull Down
1
= Pull Down
bit 3-0
SLEW_RATE<3:0>:
Step Slew-Rate Time in µs/V bits
0000
= 200
0001
= 400
0010
= 600
0011
= 800
0100
= 1000
0101
= 1200
0110
= 1400
0111
= 1600
1000
= 1800
1001
= 2000
1010
= 2200
1011
= 2400
1100
= 2600
1101
= 2800
1110
= 3000
1111
= 3200
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from