
LTC2172-12/
LTC2171-12/LTC2170-12
19
21721012fb
FuncTional block DiagraM
PLL
DATA
SERIALIZER
SAMPLE-
AND-HOLD
12-BIT
ADC CORE
CHANNEL 1
ANALOG
INPUT
12-BIT
ADC CORE
CHANNEL 2
ANALOG
INPUT
12-BIT
ADC CORE
CHANNEL 3
ANALOG
INPUT
12-BIT
ADC CORE
CHANNEL 4
ANALOG
INPUT
1.8V
V
DD
1.8V
ENC
+
ENC
–
OV
DD
V
DD
/2
DIFF
REF
AMP
REF
BUF
2.2µF
0.1µF
0.1µF
0.1µF
REFH
REFL
RANGE
SELECT
1.25V
REFERENCE
REFH
REFL
OUT1A
OUT1B
OUT2A
OUT2B
OUT3A
OUT3B
OUT4A
OUT4B
DATA
CLOCK OUT
FRAME
OGND
VCM12
GND
VCM34
0.1µF
0.1µF
SDO
CS
SENSE
V
REF
1µF
MODE
CONTROL
REGISTERS
SCK
PAR/
SER
SDI
217212 F01
SAMPLE-
AND-HOLD
SAMPLE-
AND-HOLD
SAMPLE-
AND-HOLD
Figure 1. Functional Block Diagram