4. TROUBLE SHOOTING
- 105 -
Copyright © 011 LG Electronics. Inc. All right reserved.
Only for training and service purposes
LGE Internal Use Only
͑
ͽͶ͑ͺΟΥΖΣΟΒΝ͑ΆΤΖ͑ΟΝΪ͑
͑
Main chip part
[Figure] Schematic of WiFi/BT/FM
R200
15K
FB200
600
FB202
600
600
FB201
10p
C224
3.3u
L208
u7.
4
30
2
C
U201
4
H
9
D
5
D
6
E
9
A
8
D
8
B
3
C
6
B
2
E
2
D
2
C
2
A
1
G
3F
2F
1F
2
H
1
H
4
E
5
E
21
P
11
P
8
P
11
F
31
G
01
G
01
F
21
D
21
E
01
J
21
K
31
L
01
K
11
D
01
D
01
A
21
C
5
P
4
M
7J
R1
F13
F14
M5
N9
L5
P7
K11
N7
K14
L4
K13
N6
K9
M6
L9
L2
J8
H8
R4
G7
R2
L14
T2
L11
R7
M9
R6
L10
T7
T1
N8
P6
B11
A11
P10
H9
N12
M8
T12
M7
R13
P13
L8
T14
G6
N13
K8
N14
J9
R12
T11
M11
R11
M12
P14
M14
R14
M13
T13
T10
H12
R10
G12
E14
R8
C14
N10
D14
R9
C13
T8
D13
N11
G11
T9
H14
P9
G14
H3
P1
E3
N1
D4
N2
E8
N4
B9
N5
A8
A5
M2
A4
M1
A7
K4
C1
K1
E1
L6
K2
K5
K6
J5
H6
41
B
01
E
31
E
31
H
4
P
21
F
4T
1L
8
G
5
R
2
P
7L
7
K
6T
5T
3
G
2
G
4F
7
C
7
E
8
C
5
C
1
A
1
D
9
C
5
B
3
A
6
D
01
M
21
L
11
C
6J
7
H
01
C
21
A
31
A
O
C
V
D
D
V_
T
B
FT
D
D
V_
T
B
F
R
D
D
V_
T
B
1
O
D
D
V_
T
B
2
O
D
D
V_
T
B
FI
D
D
V_
T
B
1
C
D
D
V_
T
B
2
C
D
D
V_
T
B
2
P1
_
O
C
V
D
D
V_
F
R
W
2
P1
_
XT
D
D
V_
F
R
W
2
P1
_
X
R
D
D
V_
F
R
W
2
P1
_
P
C
DF
P
D
D
V_
F
R
W
3
P3
_
G
A
P
D
D
V_
F
R
W
3
P3
_
A
A
P
D
D
V_
F
R
W
2
P1
_
OL
D
D
V_
F
R
W
2
P1
_
D
D
D
V_
F
R
W
2
P1
_
B
A
C
D
D
V_
F
R
W
2
P1
_
A
D
D
V_
F
R
W
2_
2
P1
_
D
D
V_
LL
P
B
B_
F
R
W
C
D
A
X
R_
D
D
V
A_
EF
A_
F
R
W
X
U
A_
D
D
V
A_
EF
A_
F
R
W
1_
D
S_
OI
D
D
V
2_
D
S_
OI
D
D
V
1_
F
R_
OI
D
D
V
2_
F
R_
OI
D
D
V
1
OI
D
D
V
2
OI
D
D
V
1
D
D
V
2
D
D
V
3
D
D
V
L
AT
X_
D
D
V
52
D
D
V_
PT
O
D
D
V
A
N
A_
MF
O
C
V
D
D
V_
MF
LL
P
D
D
V_
MF
X
R
D
D
V_
MF
RF_SW_CTRL_N_0
RF_SW_CTRL_P_0
RF_SW_CTRL_N_1
RF_SW_CTRL_P_1
RF_SW_CTRL_N_3
RF_SW_CTRL_P_3
WRF_RFOUTP_G
AMODE_TX_PU
WRF_RFOUTP_A
GMODE_TX_PU
WRF_RFINP_G1
AMODE_EXT_LNA_GAIN
WRF_RFINP_A1
GMODE_EXT_LNA_GAIN
WRF_RFINN_A1_XFMR
WRF_RFINN_G1_XFMR
WL_GPIO_0
WRF_RES_EXT
WL_GPIO_1
WRF_EXTREFIN
WL_GPIO_2
WRF_EXTCOUPLE_AIN
WL_GPIO_3
WRF_AFE_TSSI_G
WL_GPIO_8
WRF_AFE_TSSI_A
FM_TXADCIN2
VREF_LDO
FM_TXADCIN1
VOUT_LNLDO1
FM_TXADCVCM
VOUT_LDO2
FM_TXP
VOUT_CLDO
FM_TXN
VDD_LNLDO1
FM_RXP
VDD_LNLDO2
FM_RXN
VDD_CLDO
FM_CVAR
FM_ADOUT2
SR_PALDO_1
FM_ADOUT1
SR_PALDO_2
SR_VDDNLDO
BT_UART_TXD
SR_VLX1_1
BT_UART_RXD
SR_VLX1_2
BT_UART_RTS_N
SR_VDDBAT3_1
BT_UART_CTS_N
SR_VDDBAT3_2
SR_VDDBAT2
BT_TM0
SR_VDDBAT1_1
BT_TM1
SR_VDDBAT1_2
BT_TM3
SR_VSSPLDO
BT_TM6
SR_PVSS_1
SR_PVSS_2
BT_SDA
SR_AVDD2P5
BT_SCL
SR_TESTSWG
BT_RST_N
SR_PNPO
BT_RFOP
BT_RFON
SDIO_CMD
BT_REG_ON
SDIO_DATA_0
SDIO_DATA_1
BT_PCM_SYNC
SDIO_DATA_2
BT_PCM_OUT
SDIO_DATA_3
BT_PCM_IN
SDIO_CLK
BT_PCM_CLK
UART_TX_0
BT_GPIO_0
UART_RX_0
BT_GPIO_1
BT_GPIO_2
TMS
BT_GPIO_3
TDO
BT_GPIO_4
TDI
BT_GPIO_5
TCK
BT_GPIO_6
TAP_SEL_0
BT_GPIO_7
TAP_SEL_1
JTAG_TRST_L
WL_REG_ON
WL_RST_N
OSCIN
OSCOUT
XTAL_PU
1
S
S
V
2
S
S
V
3
S
S
V
O
C
V
S
S
V_
T
B
F
R
S
S
V_
T
B
FI
S
S
V_
T
B
PFI
S
S
V_
T
B
1
C
S
S
V_
T
B
2
C
S
S
V_
T
B
1T
U
O_
X
E
O
C_
T
B
0T
U
O_
X
E
O
C_
T
B
O
C
V
S
S
V_
MF
X
R
S
S
V_
MF
LL
P
S
S
V_
MF
FL
D
N
G
B_
MF
S
S
V
A
N
A_
MF
L
AT
X_
S
S
V
O
DL
_
S
S
V
A
S
S
V
A
P_
R
S
S
S
V
A_
R
S
2T
U
O_
OI
P
G_
F
R
W
1T
U
O_
OI
P
G_
F
R
W
P
O_
T
S
ET
_
EF
A_
F
R
W
N
O_
T
S
ET
_
EF
A_
F
R
W
PI
_T
S
ET
_
EF
A_
F
R
W
NI
_T
S
ET
_
EF
A_
F
R
W
F
E
R
V_
C
D
A
QI
_
EF
A_
F
R
W
C
D
A
X
R_
S
S
V
A_
EF
A_
F
R
W
1_
3
P3
_
A
A
P
D
N
G_
F
R
W
2_
3
P3
_
A
A
P
D
N
G_
F
R
W
3_
3
P3
_
G
A
P
D
N
G_
F
R
W
4_
3
P3
_
G
A
P
D
N
G_
F
R
W
2
P1
_
X
R
D
N
G_
F
R
W
2_
2
P1
_
XT
D
N
G_
F
R
W
2
P1
_
D
D
N
G_
F
R
W
2
P1
_
A
D
N
G_
F
R
W
2
P1
_
B
A
C
D
N
G_
F
R
W
2
P1
_
O
C
V
D
N
G_
F
R
W
2
P1
_
OL
D
N
G_
F
R
W
2
P1
_
P
C
DF
P
D
N
G_
F
R
W
2
P1
_
D
N
G_
LL
P
B
B_
F
R
W
u7.
4
92
2
C
DNI
C221
u7.
4
03
2
C
40
2
C
n0
22
V6.
2_
P
M
S
M_
G
E
R
V
C244
10p
15p
C245
4.7u
C235
10p
C223
C239
220n
C232
3.3n
VREG_MSMP_2.6V
VDD_RADIO_PLL
VDD_BT
VDD_PLL
VDD_AFE
C234
0.1u
C231
u0
1
82
2
C
u1
C226
5p
90
2
C
u1.
0
80
2
C
u1.
0
70
2
C
u1.
0
60
2
C
u1.
0
50
2
C
n0
1
31
2
C
u1.
0
01
2
C
u1
VDD_BT
C238
22p
C243
1u
00
2
C
u1.
0
20
2
C
u1.
0
C236
47p
10
2
C
u1.
0
C242
220n
L206
47n
C233
1n
C237
47p
L207
100n
C211
0.1u
21
2
C
p2.
8
41
2
C
u1.
0
VDD_RADIO_PLL
VDD_CORE
VDD3.3V
+VPWR
VDD_2.5V
C241
u1.
0
u7.
4
04
2
C
VDD_FM
LL
P_
D
D
V
LL
P_
OI
D
A
R_
D
D
V
E
R
O
C_
D
D
V
EF
A_
D
D
V
V3.
3
D
D
V
E
R
O
C_
D
D
V
VDD_XTAL
L
AT
X_
D
D
V
V5.
2_
D
D
V
MF
_
D
D
V
600
FB203
R201
0
00
6
40
2
BF
V
6
.
2
_
P
M
S
M
_
G
E
R
V
V
6
.
2
_
P
M
S
M
_
G
E
R
V
SLEEP_CLK
WLAN_SDIO[0]
WLAN_SDIO[1]
WLAN_SDIO[2]
WLAN_SDIO[3]
BT_RESET_N
WLAN_CMD
WLAN_CLK
BT_PCM_DIN
BT_PCM_DOUT
BT_HOST_WAKEUP
BT_UART_RTS
BT_UART_CTS
BT_UART_RXD
BT_UART_TXD
BT_PCM_SYNC
BT_PCM_CLK
BT_WAKEUP
WLAN_RESET_N
FM_R
FM_L
WLAN_HOST_WAKEUP
WLAN_WAKEUP
CLK_REQ
SW_BT_TX
SW_WL_TX
SW_WL_BT_RX
EXT_LAN_GAIN
VDD_FM
RX_BG
TX_BT
TX_WLBG
V
3
.
3
D
D
V
V
3
.
3
D
D
V
CLK_IN
FM_ANT
1%
0: SDIO / N.C : SPI
TP for TSSI Calibration
ANT200
ANT201
2.2n
L205
15p
L201
C225
0.1u
02
2
C
DNI
V3.
3
D
D
V
C227
0.1u
U200
7
8
9
01 11 21
2
31
1
5
4
6
3
GND2
D
D
V
N
E_
A
NL
T
U
O_
X
R
TX_IN
D
N
G
P
GND1
XT
_
C
X
R_
C
T
N
A
C_BT
BT
GND3
C222
10p
91
2
C
DNI
L209
3n
FL200
2450 MHz
3
2
1
IN
D
N
G
OUT
DNI
C217
100p
L202
DNI
C218
SW_BT_TX
XT
_L
W_
W
S
X
R_
T
B_
L
W_
W
S
NI
A
G_
N
AL
_T
X
E
G
B_
X
R
TX_BT
TX_WLBG