XC800 Debugger | 14
©
1989-2021
Lauterbach GmbH
Daisy-Chain Example
Below, configuration for core C.
Instruction register length of
•
Core A: 3 bit
•
Core B: 5 bit
•
Core D: 6 bit
SYStem.CONFIG.IRPRE 6.
; IR Core D
SYStem.CONFIG.IRPOST 8.
; IR Core A + B
SYStem.CONFIG.DRPRE 1.
; DR Core D
SYStem.CONFIG.DRPOST 2.
; DR Core A + B
SYStem.CONFIG.CORE 0. 1.
; Target Core C is Core 0 in Chip 1
Core A
Core B
Core C
Core D
TDO
TDI
Chip 0
Chip 1
Содержание XC800
Страница 1: ...MANUAL Release 09 2021 XC800 Debugger ...
