Komodo Fiber Reference Guide
25
C8
ddr3_2_dq[51]
Y23
1.35-V SSTL
B8
ddr3_2_dq[52]
V22
1.35-V SSTL
C3
ddr3_2_dq[53]
AD23
1.35-V SSTL
D7
ddr3_2_dq[54]
Y22
1.35-V SSTL
A7
ddr3_2_dq[55]
AA22
1.35-V SSTL
F3
ddr3_2_dqs_p[1]
AC20
Differential 1.35-V SSTL
Data strobe P byte lane 0
G3
ddr3_2_dqs_n[1]
AC21
Differential 1.35-V SSTL
Data strobe N byte lane 0
C7
ddr3_2_dqs_p[6]
AB21
Differential 1.35-V SSTL
Data strobe P byte lane 1
B7
ddr3_2_dqs_n[6]
AB22
Differential 1.35-V SSTL
Data strobe N byte lane 1
Table 6: On board SDRAM pin assignments, signal name and functions
For more information about the on board SDRAM (MT41K256M16HA-125E) refer to the
MICRON DDR3L SDRAM datasheet
.
4.10.2
Optional SODIMM (up to 128Gb)
The Komodo Fiber can support up to 128Gb, DDR3 SDRAM interfaces over SODIMM interface
for very high-speed sequential memory access. The 64-bit data bus can consist of several x16
devices with a single address or command bus. This interface support rates of up to 1066 MT/s.
This interface connects to the vertical I/O banks on the top edge of the FPGA.
Board
reference
(J11)
Signal Name
Arria V
GZ Pin
Number
I/O Standard
Description
98
ddr3_1_a[0]
J29
1.35-V SSTL
Address bus
97
ddr3_1_a[1]
P11
1.35-V SSTL
96
ddr3_1_a[2]
J21
1.35-V SSTL
95
ddr3_1_a[3]
E13
1.35-V SSTL
92
ddr3_1_a[4]
K21
1.35-V SSTL
91
ddr3_1_a[5]
G20
1.35-V SSTL
90
ddr3_1_a[6]
M12
1.35-V SSTL
86
ddr3_1_a[7]
N26
1.35-V SSTL
89
ddr3_1_a[8]
L28
1.35-V SSTL
85
ddr3_1_a[9]
J20
1.35-V SSTL
107
ddr3_1_a[10]
F15
1.35-V SSTL
84
ddr3_1_a[11]
N13
1.35-V SSTL
83
ddr3_1_a[12]
G21
1.35-V SSTL
119
ddr3_1_a[13]
E14
1.35-V SSTL
80
ddr3_1_a[14]
L11
1.35-V SSTL
78
ddr3_1_a[15]
C23
1.35-V SSTL
109
ddr3_1_ba[0]
F21
1.35-V SSTL
Bank address bus
108
ddr3_1_ba[1]
F14
1.35-V SSTL
79
ddr3_1_ba[2]
D16
1.35-V SSTL
73
ddr3_1_cke[0]
H23
1.35-V SSTL
Clock enable 0
74
ddr3_1_cke[1]
N11
1.35-V SSTL
Clock enable 1
101
ddr3_1_clk_p[0]
E21
Differential 1.35-V SSTL
Differential clock input 0
Board Components
Board Components